cornell-zhang / quickestLinks
QuickEst repository: Quick Estimation of Quality of Results
☆26Updated 7 years ago
Alternatives and similar repositories for quickest
Users that are interested in quickest are comparing it to the libraries listed below
Sorting:
- A Generic Distributed Auto-Tuning Infrastructure☆24Updated 4 years ago
- ☆11Updated 4 years ago
- ☆10Updated 3 years ago
- ☆72Updated 2 years ago
- ☆71Updated 5 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆97Updated 4 years ago
- ☆42Updated last year
- Tool for optimize CNN blocking☆94Updated 5 years ago
- Graph-learning assisted instruction vulnerability estimation published in DATE 2020☆14Updated 5 years ago
- A graph linear algebra overlay☆51Updated 2 years ago
- RTL implementation of Flex-DPE.☆115Updated 5 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆53Updated last year
- Docker container with tools for the Timeloop/Accelergy tutorial☆22Updated last year
- A reference implementation of the Mind Mappings Framework.☆30Updated 4 years ago
- A Fast DNN Accelerator Design Space Exploration Framework.☆46Updated 3 years ago
- ACM TODAES Best Paper Award, 2022☆32Updated 2 years ago
- ☆32Updated 4 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆67Updated 4 years ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆74Updated last month
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆92Updated last year
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- ☆35Updated 5 years ago
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆33Updated 6 years ago
- Simulator for BitFusion☆102Updated 5 years ago
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆24Updated 8 months ago
- A dataflow architecture for universal graph neural network inference via multi-queue streaming.☆75Updated 3 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆50Updated 11 months ago
- This is a general-purpose simulator for unary computing based on PyTorch, with the paper accepted to ISCA 2020 and awarded IEEE Micro Top…☆46Updated 5 months ago
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated 2 years ago