cornell-zhang / quickestLinks
QuickEst repository: Quick Estimation of Quality of Results
☆26Updated 6 years ago
Alternatives and similar repositories for quickest
Users that are interested in quickest are comparing it to the libraries listed below
Sorting:
- A Generic Distributed Auto-Tuning Infrastructure☆22Updated 3 years ago
- ☆11Updated 3 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆94Updated 3 years ago
- ☆10Updated 2 years ago
- A graph linear algebra overlay☆51Updated 2 years ago
- ☆71Updated 2 years ago
- Graph-learning assisted instruction vulnerability estimation published in DATE 2020☆14Updated 4 years ago
- ☆71Updated 5 years ago
- ☆41Updated 11 months ago
- A reference implementation of the Mind Mappings Framework.☆30Updated 3 years ago
- ACM TODAES Best Paper Award, 2022☆25Updated last year
- A dataflow architecture for universal graph neural network inference via multi-queue streaming.☆73Updated 2 years ago
- RTL implementation of Flex-DPE.☆103Updated 5 years ago
- Serpens is an HBM FPGA accelerator for SpMV☆19Updated 11 months ago
- [ASAP 2020; FPGA 2020] Hardware architecture to accelerate GNNs (common IP modules for minibatch training and full batch inference)☆41Updated 4 years ago
- Tool for optimize CNN blocking☆94Updated 5 years ago
- ☆33Updated 3 years ago
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆51Updated last year
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆79Updated 11 months ago
- Simulator for BitFusion☆100Updated 4 years ago
- [DATE 2022] PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs☆18Updated 3 years ago
- DOSA: Differentiable Model-Based One-Loop Search for DNN Accelerators☆15Updated 8 months ago
- ☆26Updated 3 years ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆30Updated 10 months ago
- Docker container with tools for the Timeloop/Accelergy tutorial☆22Updated last year
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago
- An end-to-end GCN inference accelerator written in HLS☆19Updated 3 years ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago
- A high-level performance analysis tool for FPGA-based accelerators☆20Updated 8 years ago
- DATuner Repository☆18Updated 6 years ago