cornell-zhang / quickest
QuickEst repository: Quick Estimation of Quality of Results
☆26Updated 6 years ago
Alternatives and similar repositories for quickest:
Users that are interested in quickest are comparing it to the libraries listed below
- A Generic Distributed Auto-Tuning Infrastructure☆22Updated 3 years ago
- ☆11Updated 3 years ago
- ☆71Updated 2 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆93Updated 3 years ago
- Graph-learning assisted instruction vulnerability estimation published in DATE 2020☆13Updated 4 years ago
- Serpens is an HBM FPGA accelerator for SpMV☆18Updated 9 months ago
- A graph linear algebra overlay☆51Updated 2 years ago
- ☆39Updated 10 months ago
- ☆10Updated 2 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 3 years ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆26Updated 8 months ago
- A high-level performance analysis tool for FPGA-based accelerators☆20Updated 7 years ago
- A reference implementation of the Mind Mappings Framework.☆29Updated 3 years ago
- ☆70Updated 5 years ago
- Simulator for BitFusion☆99Updated 4 years ago
- Docker container with tools for the Timeloop/Accelergy tutorial☆22Updated last year
- ☆33Updated 3 years ago
- Tool for optimize CNN blocking☆94Updated 5 years ago
- ☆50Updated last month
- ☆25Updated 3 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆52Updated 2 weeks ago
- [DATE 2022] PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs☆17Updated 3 years ago
- ☆16Updated 2 years ago
- DATuner Repository☆18Updated 6 years ago
- MICRO22 artifact evaluation for Sparseloop☆43Updated 2 years ago
- MAESTRO binary release☆22Updated 5 years ago
- A dataflow architecture for universal graph neural network inference via multi-queue streaming.☆71Updated 2 years ago
- EQueue Dialect☆40Updated 3 years ago
- Lab code for three-day lecture, "Designing CNN Accelerators using Bluespec System Verilog", given at SNU in December 2017☆29Updated 6 years ago