cornell-zhang / quickestLinks
QuickEst repository: Quick Estimation of Quality of Results
☆26Updated 6 years ago
Alternatives and similar repositories for quickest
Users that are interested in quickest are comparing it to the libraries listed below
Sorting:
- A Generic Distributed Auto-Tuning Infrastructure☆22Updated 3 years ago
- ☆11Updated 3 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆94Updated 3 years ago
- ☆41Updated last year
- ☆71Updated 2 years ago
- ☆10Updated 2 years ago
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆51Updated last year
- ☆71Updated 5 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆81Updated 11 months ago
- Graph-learning assisted instruction vulnerability estimation published in DATE 2020☆14Updated 4 years ago
- ☆33Updated 3 years ago
- A graph linear algebra overlay☆51Updated 2 years ago
- Tool for optimize CNN blocking☆94Updated 5 years ago
- A reference implementation of the Mind Mappings Framework.☆30Updated 3 years ago
- Serpens is an HBM FPGA accelerator for SpMV☆19Updated 11 months ago
- RTL implementation of Flex-DPE.☆106Updated 5 years ago
- Simulator for BitFusion☆100Updated 4 years ago
- Docker container with tools for the Timeloop/Accelergy tutorial☆22Updated last year
- This is a general-purpose simulator for unary computing based on PyTorch, with the paper accepted to ISCA 2020 and awarded IEEE Micro Top…☆44Updated 2 years ago
- A dataflow architecture for universal graph neural network inference via multi-queue streaming.☆73Updated 2 years ago
- ☆16Updated 2 years ago
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated last year
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆93Updated 9 months ago
- ☆28Updated 3 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago
- ☆13Updated 2 years ago
- ☆10Updated 6 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 3 years ago
- ACM TODAES Best Paper Award, 2022☆25Updated last year
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆25Updated 2 years ago