cornell-zhang / quickest
QuickEst repository: Quick Estimation of Quality of Results
☆26Updated 6 years ago
Related projects ⓘ
Alternatives and complementary repositories for quickest
- A Generic Distributed Auto-Tuning Infrastructure☆21Updated 3 years ago
- ☆11Updated 3 years ago
- Graph-learning assisted instruction vulnerability estimation published in DATE 2020☆13Updated 3 years ago
- ☆70Updated last year
- ☆34Updated 4 months ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆44Updated 2 years ago
- RTL implementation of Flex-DPE.☆91Updated 4 years ago
- A reference implementation of the Mind Mappings Framework.☆28Updated 2 years ago
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆21Updated last month
- ☆31Updated 3 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆65Updated 3 years ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆22Updated 2 months ago
- A graph linear algebra overlay☆49Updated last year
- ☆69Updated 4 years ago
- Tool for optimize CNN blocking☆93Updated 4 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆59Updated 3 years ago
- Simulator for BitFusion☆92Updated 4 years ago
- ☆25Updated 3 years ago
- ☆37Updated 8 months ago
- Serpens is an HBM FPGA accelerator for SpMV☆16Updated 3 months ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆46Updated 2 weeks ago
- EQueue Dialect☆39Updated 2 years ago
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆45Updated 5 months ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆126Updated 2 months ago
- A dataflow architecture for universal graph neural network inference via multi-queue streaming.☆68Updated last year
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆80Updated last month
- [ASAP 2020; FPGA 2020] Hardware architecture to accelerate GNNs (common IP modules for minibatch training and full batch inference)☆41Updated 3 years ago
- A high-level performance analysis tool for FPGA-based accelerators☆18Updated 7 years ago
- Docker container with tools for the Timeloop/Accelergy tutorial☆23Updated 7 months ago
- Dataset for ML-guided Accelerator Design☆31Updated this week