☆208Oct 17, 2024Updated last year
Alternatives and similar repositories for VGen
Users that are interested in VGen are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.☆310Feb 9, 2025Updated last year
- Verilog evaluation benchmark for large language model☆454Jul 14, 2025Updated last year
- ☆42Oct 17, 2024Updated last year
- An open-source benchmark for generating design RTL with natural language☆210Nov 8, 2024Updated last year
- ☆292Jul 8, 2024Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Fix syntax errors of LLM-generated RTL☆57May 23, 2024Updated 2 years ago
- ☆57Oct 8, 2024Updated last year
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆44May 29, 2025Updated last year
- LLMs and the Future of Chip Design: Unveiling Security Risks and Building Trust☆40May 17, 2024Updated 2 years ago
- ☆19Oct 17, 2024Updated last year
- RTL-Repo: A Benchmark for Evaluating LLMs on Large-Scale RTL Design Projects - IEEE LAD'24☆33Jun 5, 2024Updated 2 years ago
- ☆59Mar 10, 2025Updated last year
- ☆49May 18, 2024Updated 2 years ago
- ☆30Jan 30, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆151Jul 23, 2025Updated last year
- ☆174Mar 10, 2025Updated last year
- Automated Repair of Verilog Hardware Descriptions☆39Jan 16, 2025Updated last year
- A template-based, layer-oriented High Level Synthesis Tool for AI algorithms☆15Updated this week
- LLM Evaluation Benchmark on Hardware Formal Verification☆44Apr 3, 2025Updated last year
- Datasets for EDA LLM research☆46Jan 17, 2025Updated last year
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆103Mar 29, 2024Updated 2 years ago
- A SystemVerilog Assertion dataset to improve hardware verification with LLMs.☆27Jun 9, 2025Updated last year
- ☆15Feb 6, 2021Updated 5 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- ☆21Jun 12, 2024Updated 2 years ago
- A collection of hardware Trojans (HTs) automatically generated by Large Language Models (GPT-4, Gemini-1.5-pro, and LLaMA3) targeting SRA…☆12Oct 8, 2025Updated 9 months ago
- LLM-Enhanced Bayesian Optimization for Efficient Analog Constraint Generation☆30Oct 28, 2024Updated last year
- Fast Symbolic Repair of Hardware Design Code☆39Jan 20, 2025Updated last year
- This is the Github Repo for the paper: VeriReason: Reinforcement Learning with Testbench Feedback for Reasoning-Enhanced Verilog Generati…☆29Sep 25, 2025Updated 10 months ago
- Simple Python interface for ABC☆28May 19, 2023Updated 3 years ago
- [AAAI 2025 Oral] AnalogCoder: Analog Circuit Design via Training-Free Code Generation☆185Feb 22, 2026Updated 5 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆73May 29, 2025Updated last year
- LLM Evaluation Framework for Hardware Design Using Python-Embedded DSLs☆18Aug 26, 2024Updated last year
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- ☆42Dec 21, 2025Updated 7 months ago
- Papers on LLM4EDA from 2023 and 2024☆47Jul 6, 2024Updated 2 years ago
- Boosted E-Graph Extraction with Adaptive Heuristics and Exact Solving☆30Jan 7, 2026Updated 6 months ago
- A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core☆11May 24, 2019Updated 7 years ago
- Provides the code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Luk…☆18Oct 6, 2019Updated 6 years ago
- This is an attempt to fine tune SOTA Large Language Models so as to generate Verilog (VHDL) programmes, detect syntax, logic and human er…☆18Mar 12, 2026Updated 4 months ago
- This repo awesome-AI4EDA contains the source for the webpage: https://ai4eda.github.io, which is a curated paper list of awesome AI for E…☆210May 21, 2026Updated 2 months ago