Alternatives and similar repositories for VGen

Users that are interested in VGen are comparing it to the libraries listed below

• hkust-zhiyao / RTLLM
  An open-source benchmark for generating design RTL with natural language
  ☆121Updated 8 months ago
• hkust-zhiyao / RTL-Coder
  A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.
  ☆210Updated 5 months ago
• NVlabs / verilog-eval
  Verilog evaluation benchmark for large language model
  ☆288Updated 5 months ago
• Thinklab-SJTU / Awesome-LLM4EDA
  ☆217Updated last year
• hkust-zhiyao / MasterRTL
  MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design
  ☆52Updated last month
• JBlocklove / LLMs-for-EDA-Tutorial
  ☆52Updated last month
• GATECH-EIC / mg-verilog
  ☆46Updated 9 months ago
• DfX-NYUAD / LLM4IC
  LLMs and the Future of Chip Design: Unveiling Security Risks and Building Trust
  ☆27Updated last year
• NVlabs / CircuitOps
  ☆86Updated 3 weeks ago
• NYU-MLDA / OpenABC
  OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…
  ☆130Updated 9 months ago
• hkust-zhiyao / AssertLLM
  Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs
  ☆34Updated 8 months ago
• AutoBench / AutoBench
  ☆24Updated 3 months ago
• laiyao1 / AnalogCoder
  ☆65Updated 3 months ago
• The-OpenROAD-Project / asap7
  ☆175Updated 4 months ago
• stable-lab / MAGE
  MAGE: A Multi-Agent Engine for Automated RTL Code Generation
  ☆52Updated 3 months ago
• IPRC-DIP / CodeV
  ☆44Updated last month
• HKUSTGZ-MICS-LYU / FlattenRTL
  This is a python repo for flattening Verilog
  ☆18Updated 2 months ago
• PKU-IDEA / OpenPARF
  🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit
  ☆150Updated 2 months ago
• shailja-thakur / AutoChip
  ☆30Updated 4 months ago
• aichipdesign / chipgptft
  Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)
  ☆43Updated 7 months ago
• NVlabs / INSTA
  ☆77Updated 3 weeks ago
• pkuzjx / eda-collection
  ☆105Updated 5 years ago
• ispras / hdl-benchmarks
  Collection of digital hardware modules & projects (benchmarks)
  ☆59Updated last week
• mflowgen / freepdk-45nm
  ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen
  ☆180Updated 5 years ago
• lsils / benchmarks
  EPFL logic synthesis benchmarks
  ☆201Updated last month
• mflowgen / mflowgen
  mflowgen -- A Modular ASIC/FPGA Flow Generator
  ☆257Updated 4 months ago
• IntelLabs / FloorSet
  ☆73Updated last month
• hkust-zhiyao / SpecLLM
  SpecLLM: Exploring Generation and Review of VLSI Design Specification with Large Language Model
  ☆14Updated last year
• UIUC-ChenLab / Chrysalis-HLS
  ☆14Updated 10 months ago
• ncsu-eda / FreePDK3
  ☆150Updated 3 years ago