Alternatives and similar repositories for VGen:

Users that are interested in VGen are comparing it to the libraries listed below

• hkust-zhiyao / RTLLM
  An open-source benchmark for generating design RTL with natural language
  ☆95Updated 4 months ago
• NVlabs / verilog-eval
  Verilog evaluation benchmark for large language model
  ☆234Updated last month
• hkust-zhiyao / RTL-Coder
  A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.
  ☆166Updated last month
• GATECH-EIC / mg-verilog
  ☆39Updated 5 months ago
• Thinklab-SJTU / Awesome-LLM4EDA
  ☆168Updated 8 months ago
• hkust-zhiyao / MasterRTL
  MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design
  ☆42Updated 5 months ago
• shailja-thakur / AutoChip
  ☆24Updated this week
• aichipdesign / chipgptft
  Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)
  ☆36Updated 2 months ago
• hkust-zhiyao / AssertLLM
  Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs
  ☆23Updated 4 months ago
• NVlabs / CircuitOps
  ☆75Updated last month
• JBlocklove / LLMs-for-EDA-Tutorial
  ☆50Updated 5 months ago
• NYU-MLDA / OpenABC
  OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…
  ☆124Updated 5 months ago
• AutoBench / AutoBench
  ☆20Updated 2 weeks ago
• NVlabs / FVEval
  LLM Evaluation Benchmark on Hardware Formal Verification
  ☆12Updated 8 months ago
• UIUC-ChenLab / Chrysalis-HLS
  ☆12Updated 6 months ago
• aichipdesign / chipgptv
  Natural language is not enough: Benchmarking multi-modal generative AI for Verilog generation (ICCAD 2024)
  ☆19Updated 8 months ago
• DfX-NYUAD / LLM4IC
  LLMs and the Future of Chip Design: Unveiling Security Risks and Building Trust
  ☆23Updated 9 months ago
• magicYang1573 / llm-hardware-test-generation
  ☆26Updated 8 months ago
• zhaijw18 / mcpat-calib-public
  A RISC-V BOOM Microarchitecture Power Modeling Framework
  ☆24Updated last year
• stillwater-sc / RISC-V-TensorCore
  Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra
  ☆50Updated 3 years ago
• hello-eternity / Cyberrio
  ☆39Updated last year
• hkust-zhiyao / SpecLLM
  SpecLLM: Exploring Generation and Review of VLSI Design Specification with Large Language Model
  ☆9Updated last year
• PrincetonUniversity / AutoSVA
  AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…
  ☆76Updated 11 months ago
• zshi0616 / python-deepgate
  ☆22Updated 8 months ago
• laiyao1 / AnalogCoder
  ☆44Updated 3 weeks ago
• mflowgen / freepdk-45nm
  ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen
  ☆164Updated 5 years ago
• pkuzjx / eda-collection
  ☆103Updated 5 years ago
• The-OpenROAD-Project / asap7
  ☆135Updated 7 months ago
• tancheng / CGRA-Flow
  CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.
  ☆121Updated this week
• ncsu-eda / FreePDK3
  ☆136Updated 3 years ago