Alternatives and similar repositories for VGen

Users that are interested in VGen are comparing it to the libraries listed below

• hkust-zhiyao / RTLLM
  An open-source benchmark for generating design RTL with natural language
  ☆153Updated last year
• NVlabs / verilog-eval
  Verilog evaluation benchmark for large language model
  ☆361Updated 5 months ago
• hkust-zhiyao / RTL-Coder
  A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.
  ☆246Updated 11 months ago
• Thinklab-SJTU / Awesome-LLM4EDA
  ☆257Updated last year
• stable-lab / MAGE
  MAGE: A Multi-Agent Engine for Automated RTL Code Generation
  ☆80Updated 8 months ago
• NVlabs / VerilogCoder
  ☆93Updated 10 months ago
• hkust-zhiyao / MasterRTL
  MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design
  ☆61Updated 7 months ago
• shailja-thakur / AutoChip
  ☆40Updated 10 months ago
• DfX-NYUAD / LLM4IC
  LLMs and the Future of Chip Design: Unveiling Security Risks and Building Trust
  ☆36Updated last year
• GATECH-EIC / mg-verilog
  ☆52Updated last year
• aichipdesign / chipgptft
  Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)
  ☆55Updated last year
• NVlabs / cvdp_benchmark
  ☆110Updated last month
• NVlabs / RTLFixer
  Fix syntax errors of LLM-generated RTL
  ☆40Updated last year
• AutoBench / AutoBench
  ☆34Updated 8 months ago
• JBlocklove / LLMs-for-EDA-Tutorial
  ☆59Updated 7 months ago
• NVlabs / CircuitOps
  ☆97Updated 6 months ago
• hkust-zhiyao / AssertLLM
  Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs
  ☆47Updated last year
• UIUC-ChenLab / Chrysalis-HLS
  ☆16Updated last year
• NYU-MLDA / OpenABC
  OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…
  ☆141Updated 5 months ago
• PKU-IDEA / OpenPARF
  🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit
  ☆167Updated 8 months ago
• The-OpenROAD-Project / asap7
  ☆223Updated 9 months ago
• ispras / hdl-benchmarks
  Collection of digital hardware modules & projects (benchmarks)
  ☆75Updated last month
• laiyao1 / AnalogCoder
  ☆115Updated last week
• HKUSTGZ-MICS-LYU / FlattenRTL
  This is a python repo for flattening Verilog
  ☆20Updated 3 weeks ago
• mflowgen / mflowgen
  mflowgen -- A Modular ASIC/FPGA Flow Generator
  ☆275Updated last month
• mflowgen / freepdk-45nm
  ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen
  ☆197Updated 5 years ago
• ChatDesignVerification / GenBen
  Generative Benchmark for LLM-Aided Hardware Design
  ☆26Updated 7 months ago
• PrincetonUniversity / AutoSVA
  AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…
  ☆96Updated last year
• IntelLabs / FloorSet
  ☆77Updated this week
• NVlabs / INSTA
  ☆90Updated 6 months ago