Alternatives and similar repositories for VGen

Users that are interested in VGen are comparing it to the libraries listed below

• hkust-zhiyao / RTLLM
  An open-source benchmark for generating design RTL with natural language
  ☆111Updated 7 months ago
• hkust-zhiyao / RTL-Coder
  A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.
  ☆200Updated 3 months ago
• NVlabs / verilog-eval
  Verilog evaluation benchmark for large language model
  ☆268Updated 4 months ago
• GATECH-EIC / mg-verilog
  ☆45Updated 8 months ago
• AutoBench / AutoBench
  ☆25Updated last month
• hkust-zhiyao / AssertLLM
  Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs
  ☆30Updated 7 months ago
• hkust-zhiyao / MasterRTL
  MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design
  ☆48Updated last week
• hkust-zhiyao / SpecLLM
  SpecLLM: Exploring Generation and Review of VLSI Design Specification with Large Language Model
  ☆13Updated last year
• shailja-thakur / AutoChip
  ☆27Updated 2 months ago
• Thinklab-SJTU / Awesome-LLM4EDA
  ☆198Updated 11 months ago
• magicYang1573 / llm-hardware-test-generation
  ☆30Updated 11 months ago
• stable-lab / MAGE
  MAGE: A Multi-Agent Engine for Automated RTL Code Generation
  ☆45Updated last month
• JBlocklove / LLMs-for-EDA-Tutorial
  ☆52Updated last week
• NYU-MLDA / OpenABC
  OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…
  ☆128Updated 7 months ago
• DfX-NYUAD / LLM4IC
  LLMs and the Future of Chip Design: Unveiling Security Risks and Building Trust
  ☆27Updated last year
• NVlabs / VerilogCoder
  ☆36Updated 2 months ago
• IPRC-DIP / CodeV
  ☆27Updated this week
• UIUC-ChenLab / Chrysalis-HLS
  ☆14Updated 9 months ago
• Picrew / EDA_LLM
  Papers on LLM4EDA from 2023 and 2024
  ☆34Updated 11 months ago
• zhaijw18 / mcpat-calib-public
  A RISC-V BOOM Microarchitecture Power Modeling Framework
  ☆24Updated 2 years ago
• AUCOHL / RTL-Repo
  RTL-Repo: A Benchmark for Evaluating LLMs on Large-Scale RTL Design Projects - IEEE LAD'24
  ☆13Updated last year
• HKUSTGZ-MICS-LYU / FlattenRTL
  This is a python repo for flattening Verilog
  ☆17Updated 3 weeks ago
• PrincetonUniversity / AutoSVA
  AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…
  ☆83Updated last year
• zslwyuan / AMF-Placer
  AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…
  ☆104Updated last year
• The-OpenROAD-Project / asap7
  ☆166Updated 2 months ago
• NVlabs / CircuitOps
  ☆80Updated 2 months ago
• CODA-Team / AnalogGym
  ☆44Updated last week
• ispras / hdl-benchmarks
  Collection of digital hardware modules & projects (benchmarks)
  ☆59Updated last month
• OpenROAD-Assistant / EDA-Corpus
  Datasets for EDA LLM research
  ☆26Updated 4 months ago
• spcl / rapidchiplet
  A toolchain for rapid design space exploration of chiplet architectures
  ☆50Updated last month