☆199Oct 17, 2024Updated last year
Alternatives and similar repositories for VGen
Users that are interested in VGen are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.☆271Feb 9, 2025Updated last year
- Verilog evaluation benchmark for large language model☆391Jul 14, 2025Updated 8 months ago
- ☆42Oct 17, 2024Updated last year
- An open-source benchmark for generating design RTL with natural language☆178Nov 8, 2024Updated last year
- ☆270Jul 8, 2024Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting with the flexibility to host WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Cloudways by DigitalOcean.
- Fix syntax errors of LLM-generated RTL☆45May 23, 2024Updated last year
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆43May 29, 2025Updated 9 months ago
- ☆55Oct 8, 2024Updated last year
- LLMs and the Future of Chip Design: Unveiling Security Risks and Building Trust☆38May 17, 2024Updated last year
- ☆23Jan 30, 2025Updated last year
- ☆45Mar 10, 2025Updated last year
- ☆45May 18, 2024Updated last year
- This is the Github Repo for the paper: VeriReason: Reinforcement Learning with Testbench Feedback for Reasoning-Enhanced Verilog Generati…☆21Sep 25, 2025Updated 6 months ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆145Jul 23, 2025Updated 8 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- Automated Repair of Verilog Hardware Descriptions☆37Jan 16, 2025Updated last year
- A template-based, layer-oriented High Level Synthesis Tool for AI algorithms☆14Mar 16, 2026Updated last week
- ☆20Jun 12, 2024Updated last year
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆99Mar 29, 2024Updated last year
- ☆13Feb 6, 2021Updated 5 years ago
- ☆38Dec 21, 2025Updated 3 months ago
- LLM-Enhanced Bayesian Optimization for Efficient Analog Constraint Generation☆31Oct 28, 2024Updated last year
- RTL-Repo: A Benchmark for Evaluating LLMs on Large-Scale RTL Design Projects - IEEE LAD'24☆34Jun 5, 2024Updated last year
- ChatEDA: A Large Language Model Powered Autonomous Agent for EDA (TCAD'24, NAACL'25)☆48May 21, 2025Updated 10 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- LLM Evaluation Framework for Hardware Design Using Python-Embedded DSLs☆17Aug 26, 2024Updated last year
- This repository hosts the information of SPICEPilot: a training free LLM data-augmentation, new bench marking and future road-map.☆32May 23, 2025Updated 10 months ago
- Simple Python interface for ABC☆29May 19, 2023Updated 2 years ago
- A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core☆12May 24, 2019Updated 6 years ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆67May 29, 2025Updated 9 months ago
- Papers on LLM4EDA from 2023 and 2024☆47Jul 6, 2024Updated last year
- This repo awesome-AI4EDA contains the source for the webpage: https://ai4eda.github.io, which is a curated paper list of awesome AI for E…☆188Jun 15, 2025Updated 9 months ago
- Fast Symbolic Repair of Hardware Design Code☆34Jan 20, 2025Updated last year
- ☆39Apr 11, 2025Updated 11 months ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Provides the code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Luk…☆19Oct 6, 2019Updated 6 years ago
- [AAAI 2025 Oral] AnalogCoder: Analog Circuit Design via Training-Free Code Generation☆152Feb 22, 2026Updated last month
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆44Jun 16, 2025Updated 9 months ago
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆778Jun 15, 2024Updated last year
- ☆54Sep 4, 2025Updated 6 months ago
- Open source version of ArchGym project.☆128Apr 13, 2025Updated 11 months ago
- This is a repo to store circuit design datasets☆19Jan 17, 2024Updated 2 years ago