shailja-thakur / CodeGen-Fine-Tuning

Related projects ⓘ

Alternatives and complementary repositories for CodeGen-Fine-Tuning

• shailja-thakur / VGen
  ☆117Updated 3 weeks ago
• NVlabs / verilog-eval
  Verilog evaluation benchmark for large language model
  ☆176Updated 2 months ago
• hkust-zhiyao / RTL-Coder
  A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.
  ☆127Updated last month
• GATECH-EIC / LLM4HWDesign_Starting_Toolkit
  LLM4HWDesign Starting Toolkit
  ☆16Updated last month
• GATECH-EIC / mg-verilog
  ☆30Updated last month
• AutoBench / AutoBench
  ☆14Updated 3 weeks ago
• hkust-zhiyao / RTLLM
  An open-source benchmark for generating design RTL with natural language
  ☆68Updated this week
• hammad-a / verilog_repair
  Automated Repair of Verilog Hardware Descriptions
  ☆26Updated 7 months ago
• IPRC-DIP / CodeV
  ☆13Updated 2 months ago
• Entropy-xcy / sns
  ☆11Updated 2 years ago
• hkust-zhiyao / AssertLLM
  Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs
  ☆20Updated 2 weeks ago
• gpt4rtl / AutoSVA2
  ☆12Updated 11 months ago
• Thinklab-SJTU / Awesome-LLM4EDA
  ☆127Updated 4 months ago
• UCLA-DM / HLSyn
  HLSyn benchmark for paper "Towards a Comprehensive Benchmark for FPGA Targeted High-Level Synthesis"
  ☆24Updated 11 months ago
• ycunxi / FLowGen-CNNs-DAC18
  ☆14Updated 6 years ago
• DeepWok / mase
  Machine-Learning Accelerator System Exploration Tools
  ☆121Updated this week
• cure-lab / DeepGate2
  ☆14Updated last year
• cornell-zhang / HOGA
  Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits
  ☆21Updated 2 months ago
• chengyinwu / QuteRTL
  QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification
  ☆14Updated 8 years ago
• lnis-uofu / ML-Mapper
  ☆9Updated last year
• lesliepy99 / RAG-EDA
  ☆12Updated 4 months ago
• hkust-zhiyao / MasterRTL
  MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design
  ☆35Updated last month
• JBlocklove / LLMs-for-EDA-Tutorial
  ☆44Updated last month
• sjtu-zhao-lab / hierarchical-gnn-for-hls
  DATE'24 paper: "Hierarchical Source-to-Post-Route QoR Prediction in High-Level Synthesis with GNNs"
  ☆13Updated last month
• lydiawunan / LOSTIN
  LOSTIN: Logic Optimization via Spatio-Temporal Information with Hybrid Graph Models
  ☆18Updated 2 years ago
• NYU-MLDA / OpenABC
  OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…
  ☆114Updated last month
• Yu-Maryland / MapTune
  MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…
  ☆15Updated last month
• Yu-Maryland / Gamora
  Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)
  ☆47Updated this week
• HKUSTGZ-MICS-LYU / FlattenRTL
  This is a python repo for flattening Verilog
  ☆12Updated 3 weeks ago
• krzhu / abc_py
  Simple Python interface for ABC
  ☆23Updated last year