☆42Oct 17, 2024Updated 2 years ago
Alternatives and similar repositories for CodeGen-Fine-Tuning
Users that are interested in CodeGen-Fine-Tuning are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆211Oct 17, 2024Updated 2 years ago
- ☆58Oct 8, 2024Updated 2 years ago
- Fix syntax errors of LLM-generated RTL☆60May 23, 2024Updated 2 years ago
- HLSyn benchmark for paper "Towards a Comprehensive Benchmark for FPGA Targeted High-Level Synthesis"☆33Dec 13, 2023Updated 2 years ago
- This is an attempt to fine tune SOTA Large Language Models so as to generate Verilog (VHDL) programmes, detect syntax, logic and human er…☆18Mar 12, 2026Updated 7 months ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- ☆22Oct 17, 2024Updated 2 years ago
- GPTCloneBench is a clone detection benchmark based on SemanticCloneBench and GPT.☆15Feb 5, 2025Updated last year
- Hardfloat using chisel3☆16Sep 23, 2020Updated 6 years ago
- SpecLLM: Exploring Generation and Review of VLSI Design Specification with Large Language Model☆19Jan 29, 2024Updated 2 years ago
- ☆11Nov 24, 2020Updated 5 years ago
- This repository includes the data and scripts utilized in the study titled "Improving LLM-based Verilog Code Generation with Data Augment…☆14Mar 24, 2025Updated last year
- A tool to convert Verilog RTL file generated from Xilinx Vivado HLS to an equivalent C Code.☆12Jun 16, 2021Updated 5 years ago
- ICCD'24 paper: "AutoVCoder: A systematic framework for automated verilog code generation"☆27Dec 17, 2024Updated last year
- ☆17Aug 19, 2026Updated 2 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ChipSeek: Optimizing Verilog Generation via EDA-Integrated Reinforcement Learning (ACL 2026)☆17Aug 19, 2026Updated 2 months ago
- OriGen: Enhancing RTL Code Generation with Code-to-Code Augmentation and Self-Reflection(ICCAD 2024)☆35Oct 20, 2024Updated 2 years ago
- coursier CLI launchers☆16Sep 30, 2026Updated last month
- Natural Language Exploration of Hardware Designs and Libraries (ICLAD'25) -- Best Paper Award☆19Oct 6, 2026Updated 3 weeks ago
- Circuit Release for Analog Test Cases from UW IDEA project☆10Sep 14, 2022Updated 4 years ago
- ☆10Aug 22, 2023Updated 3 years ago
- The official code for [ECCV2020] "HALO: Hardware-aware Learning to Optimize"☆10Mar 22, 2023Updated 3 years ago
- Automatic differentiable design of photonic tensor cores☆14Feb 26, 2022Updated 4 years ago
- ☆13Jan 10, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- (Model-based) Automated Software Engineering☆10Jun 11, 2017Updated 9 years ago
- Natural language is not enough: Benchmarking multi-modal generative AI for Verilog generation (ICCAD 2024)☆41Jun 17, 2025Updated last year
- Flexible simulator for mixed precision and format simulation of LLMs and vision transformers.☆52Jul 10, 2023Updated 3 years ago
- ☆13Feb 6, 2026Updated 8 months ago
- Evaluation results of code generation LLMs☆32Sep 1, 2023Updated 3 years ago
- ☆30Oct 4, 2017Updated 9 years ago
- ☆16Apr 10, 2023Updated 3 years ago
- ☆17Sep 4, 2026Updated last month
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆14Aug 18, 2017Updated 9 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- An open-source benchmark for generating design RTL with natural language☆243Aug 15, 2026Updated 2 months ago
- Benchmarks for High-Level Synthesis☆11Mar 17, 2023Updated 3 years ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆83May 29, 2025Updated last year
- Artifact repository for the paper "Lost in Translation: A Study of Bugs Introduced by Large Language Models while Translating Code", In P…☆54Apr 12, 2025Updated last year
- GifLoopCoder standalone animation library☆13Jul 7, 2026Updated 3 months ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆54May 29, 2025Updated last year
- RISC-V 32i Pipeline CPU and Assembler☆19May 6, 2022Updated 4 years ago