☆43Oct 17, 2024Updated last year
Alternatives and similar repositories for CodeGen-Fine-Tuning
Users that are interested in CodeGen-Fine-Tuning are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆200Oct 17, 2024Updated last year
- LLM Evaluation Framework for Hardware Design Using Python-Embedded DSLs☆17Aug 26, 2024Updated last year
- ☆23Jan 30, 2025Updated last year
- SpecLLM: Exploring Generation and Review of VLSI Design Specification with Large Language Model☆16Jan 29, 2024Updated 2 years ago
- HLSyn benchmark for paper "Towards a Comprehensive Benchmark for FPGA Targeted High-Level Synthesis"☆31Dec 13, 2023Updated 2 years ago
- DATE'24 paper: "Hierarchical Source-to-Post-Route QoR Prediction in High-Level Synthesis with GNNs"☆20Dec 10, 2024Updated last year
- Natural language is not enough: Benchmarking multi-modal generative AI for Verilog generation (ICCAD 2024)☆38Jun 17, 2025Updated 9 months ago
- coursier CLI launchers☆14Mar 12, 2026Updated last week
- Swan Benchmark Suite☆13Sep 17, 2025Updated 6 months ago
- ☆15Dec 9, 2021Updated 4 years ago
- 🧮 Algebraic Positional Encodings.☆18Aug 20, 2025Updated 7 months ago
- A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.☆265Feb 9, 2025Updated last year
- The official code for [ECCV2020] "HALO: Hardware-aware Learning to Optimize"☆10Mar 22, 2023Updated 3 years ago
- Benchmarks for High-Level Synthesis☆10Mar 17, 2023Updated 3 years ago
- ☆29Oct 4, 2017Updated 8 years ago
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆13Aug 18, 2017Updated 8 years ago
- ☆16Apr 10, 2023Updated 2 years ago
- ☆17Aug 29, 2024Updated last year
- ☆15Apr 7, 2024Updated last year
- ☆12Aug 5, 2023Updated 2 years ago
- This is the Github Repo for the paper: VeriReason: Reinforcement Learning with Testbench Feedback for Reasoning-Enhanced Verilog Generati…☆21Sep 25, 2025Updated 5 months ago
- ☆11Oct 2, 2023Updated 2 years ago
- RISC-V 32i Pipeline CPU and Assembler☆18May 6, 2022Updated 3 years ago
- [AAAI 2025] The official code of the paper "InverseCoder: Unleashing the Power of Instruction-Tuned Code LLMs with Inverse-Instruct"(http…☆14Jul 10, 2024Updated last year
- Intelligent Code Analysis by Computer Vision Techniques and Application to Vulnerability Prediction☆10May 10, 2021Updated 4 years ago
- ☆268Jul 8, 2024Updated last year
- HeteroGen: transpiling C to heterogeneous HLS code with automated test generation and program repair (ASPLOS 2022)☆16Sep 25, 2024Updated last year
- Offical implementation of the paper "Rhizomorph: The Coordinated Function of Shoots and Roots"☆14Nov 21, 2023Updated 2 years ago
- [EMNLP 2024] CodeJudge: Evaluating Code Generation with Large Language Models☆52Nov 13, 2025Updated 4 months ago
- ☆12Jul 31, 2025Updated 7 months ago
- This is the official repository of the paper Exploring Superior Function Calls via Reinforcement Learning.☆34Aug 11, 2025Updated 7 months ago
- [DATE 2025] haven: hallucination-mitigated llm for verilog code generation aligned with hdl engineers☆38Jul 9, 2025Updated 8 months ago
- [IJCAI 2024] QiMeng-CPU-v1: Automated CPU Design by Learning from Input-Output Examples☆27May 4, 2025Updated 10 months ago
- Source code, datasets and models of the paper "Efficient White-box Fairness Testing through Gradient Search" by Lingfeng Zhang, Yueling Z…☆11Jul 24, 2021Updated 4 years ago
- ☆18Mar 7, 2019Updated 7 years ago
- ☆27Sep 11, 2024Updated last year
- DocChecker: Bootstrapping Code-Text Pretrained Language Model to Detect Inconsistency Between Code and Comment☆15Jan 23, 2024Updated 2 years ago
- [FPGA 2023] FADO: Floorplan-Aware Directive Optimization for High-Level Synthesis Designs on Multi-Die FPGAs☆25Feb 14, 2023Updated 3 years ago
- Open-source repository for the ISSTA'23 paper "CONCORD: Clone-aware Contrastive Learning for Source Code"☆11Nov 10, 2023Updated 2 years ago