Alternatives and similar repositories for CodeGen-Fine-Tuning

Users that are interested in CodeGen-Fine-Tuning are comparing it to the libraries listed below

• shailja-thakur / VGen
  ☆186Updated last year
• NVlabs / RTLFixer
  Fix syntax errors of LLM-generated RTL
  ☆39Updated last year
• GATECH-EIC / LLM4HWDesign_Starting_Toolkit
  LLM4HWDesign Starting Toolkit
  ☆18Updated last year
• ZixiBenZhang / ml4dv
  LLM4DV
  ☆14Updated last year
• achieve-lab / assertion_data_for_LLM
  ☆19Updated 9 months ago
• AutoBench / AutoBench
  ☆30Updated 6 months ago
• GATECH-EIC / mg-verilog
  ☆49Updated last year
• IPRC-DIP / CodeV
  ☆49Updated last month
• NVlabs / verilog-eval
  Verilog evaluation benchmark for large language model
  ☆331Updated 3 months ago
• Thinklab-SJTU / Awesome-LLM4EDA
  ☆245Updated last year
• hammad-a / verilog_repair
  Automated Repair of Verilog Hardware Descriptions
  ☆34Updated 9 months ago
• hkust-zhiyao / RTL-Coder
  A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.
  ☆232Updated 8 months ago
• NVlabs / FVEval
  LLM Evaluation Benchmark on Hardware Formal Verification
  ☆30Updated 6 months ago
• stable-lab / MAGE
  MAGE: A Multi-Agent Engine for Automated RTL Code Generation
  ☆67Updated 6 months ago
• LearningOpt / pie
  ☆54Updated last year
• NVlabs / cvdp_benchmark
  ☆91Updated last week
• AUCOHL / RTL-Repo
  RTL-Repo: A Benchmark for Evaluating LLMs on Large-Scale RTL Design Projects - IEEE LAD'24
  ☆23Updated last year
• hkust-zhiyao / CircuitFusion
  CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)
  ☆26Updated 6 months ago
• hkust-zhiyao / AssertLLM
  Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs
  ☆39Updated last year
• magicYang1573 / llm-hardware-test-generation
  ☆31Updated last year
• gpt4rtl / AutoSVA2
  ☆17Updated last year
• hkust-zhiyao / RTLLM
  An open-source benchmark for generating design RTL with natural language
  ☆138Updated 11 months ago
• HPAI-BSC / TuRTLe
  TuRTLe: A Unified Evaluation of LLMs for RTL Generation 🐢 (MLCAD 2025)
  ☆31Updated last month
• ACADLab / SPICEPilot
  This repository hosts the information of SPICEPilot: a training free LLM data-augmentation, new bench marking and future road-map.
  ☆21Updated 5 months ago
• Intelligent-Computing-Research-Group / HaVen
  [DATE 2025] haven: hallucination-mitigated llm for verilog code generation aligned with hdl engineers
  ☆23Updated 3 months ago
• DfX-NYUAD / LLM4IC
  LLMs and the Future of Chip Design: Unveiling Security Risks and Building Trust
  ☆31Updated last year
• JBlocklove / LLMs-for-EDA-Tutorial
  ☆54Updated 5 months ago
• Entropy-xcy / sns
  ☆20Updated 3 years ago
• reddy-lab-code-research / PPOCoder
  Code for the TMLR 2023 paper "PPOCoder: Execution-based Code Generation using Deep Reinforcement Learning"
  ☆117Updated last year
• hkust-zhiyao / NetTAG
  NetTAG: A Multimodal RTL-and-Layout-Aligned Netlist Foundation Model via Text-Attributed Graph (DAC'25)
  ☆17Updated 2 months ago