Alternatives and similar repositories for CodeGen-Fine-Tuning:

Users that are interested in CodeGen-Fine-Tuning are comparing it to the libraries listed below

• shailja-thakur / VGen
  ☆126Updated 3 months ago
• GATECH-EIC / mg-verilog
  ☆35Updated 3 months ago
• IPRC-DIP / CodeV
  ☆17Updated 5 months ago
• NVlabs / verilog-eval
  Verilog evaluation benchmark for large language model
  ☆206Updated 5 months ago
• hkust-zhiyao / RTLLM
  An open-source benchmark for generating design RTL with natural language
  ☆77Updated 2 months ago
• GATECH-EIC / LLM4HWDesign_Starting_Toolkit
  LLM4HWDesign Starting Toolkit
  ☆17Updated 3 months ago
• hkust-zhiyao / AssertLLM
  Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs
  ☆20Updated 3 months ago
• hkust-zhiyao / RTL-Coder
  A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.
  ☆144Updated 3 months ago
• hammad-a / verilog_repair
  Automated Repair of Verilog Hardware Descriptions
  ☆27Updated 2 weeks ago
• CodeArtsSnap / CoderEval
  A collection of practical code generation tasks and tests from open source projects. Complementary to HumanEval by OpenAI.
  ☆23Updated 2 years ago
• LearningOpt / pie
  ☆43Updated 6 months ago
• reddy-lab-code-research / PPOCoder
  Code for the TMLR 2023 paper "PPOCoder: Execution-based Code Generation using Deep Reinforcement Learning"
  ☆106Updated last year
• gonglinyuan / safim
  ☆27Updated 2 months ago
• reddy-lab-code-research / XLCoST
  Code and data for XLCoST: A Benchmark Dataset for Cross-lingual Code Intelligence
  ☆66Updated last week
• Thinklab-SJTU / Awesome-LLM4EDA
  ☆148Updated 6 months ago
• Ablustrund / APPS_Plus
  StepCoder: Improve Code Generation with Reinforcement Learning from Compiler Feedback
  ☆62Updated 5 months ago
• hkust-zhiyao / RTL-Timer
  Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization
  ☆21Updated 6 months ago
• madaan / pie-perf
  Training language models to make programs faster
  ☆85Updated 9 months ago
• NVlabs / FVEval
  LLM Evaluation Benchmark on Hardware Formal Verification
  ☆11Updated 7 months ago
• aichipdesign / chipgptv
  Natural language is not enough: Benchmarking multi-modal generative AI for Verilog generation (ICCAD 2024)
  ☆16Updated 6 months ago
• UIUC-ChenLab / Chrysalis-HLS
  ☆11Updated 5 months ago
• shunzh / Code-AI-Tree-Search
  ☆112Updated 6 months ago
• evalplus / repoqa
  RepoQA: Evaluating Long-Context Code Understanding
  ☆104Updated 2 months ago
• gpt4rtl / AutoSVA2
  ☆12Updated last year
• hkust-zhiyao / MasterRTL
  MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design
  ☆39Updated 4 months ago
• k4black / codebleu
  Pip compatible CodeBLEU metric implementation available for linux/macos/win
  ☆73Updated last week
• UCLA-DM / HLSyn
  HLSyn benchmark for paper "Towards a Comprehensive Benchmark for FPGA Targeted High-Level Synthesis"
  ☆26Updated last year
• ycunxi / FLowGen-CNNs-DAC18
  ☆15Updated 6 years ago
• yuzeng2333 / autoGenILA
  Automatic generation of architecture-level models for hardware from its RTL design.
  ☆13Updated last year
• JBlocklove / LLMs-for-EDA-Tutorial
  ☆46Updated 3 months ago