Alternatives and similar repositories for CodeGen-Fine-Tuning

Users that are interested in CodeGen-Fine-Tuning are comparing it to the libraries listed below

• shailja-thakur / VGen
  ☆171Updated 9 months ago
• NVlabs / RTLFixer
  Fix syntax errors of LLM-generated RTL
  ☆35Updated last year
• LearningOpt / pie
  ☆50Updated 11 months ago
• GATECH-EIC / LLM4HWDesign_Starting_Toolkit
  LLM4HWDesign Starting Toolkit
  ☆17Updated 9 months ago
• NVlabs / verilog-eval
  Verilog evaluation benchmark for large language model
  ☆288Updated 5 months ago
• ZixiBenZhang / ml4dv
  LLM4DV
  ☆13Updated 9 months ago
• GATECH-EIC / mg-verilog
  ☆46Updated 9 months ago
• AutoBench / AutoBench
  ☆24Updated 3 months ago
• IPRC-DIP / CodeV
  ☆44Updated last month
• hammad-a / verilog_repair
  Automated Repair of Verilog Hardware Descriptions
  ☆32Updated 6 months ago
• gpt4rtl / AutoSVA2
  ☆16Updated last year
• NVlabs / FVEval
  LLM Evaluation Benchmark on Hardware Formal Verification
  ☆24Updated 3 months ago
• hkust-zhiyao / RTLLM
  An open-source benchmark for generating design RTL with natural language
  ☆121Updated 8 months ago
• hkust-zhiyao / RTL-Coder
  A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.
  ☆210Updated 5 months ago
• lesliepy99 / RAG-EDA
  ☆15Updated 3 months ago
• HPAI-BSC / TuRTLe
  TuRTLe: A Unified Evaluation of LLMs for RTL Generation 🐢 (MLCAD 2025)
  ☆19Updated last week
• reddy-lab-code-research / PPOCoder
  Code for the TMLR 2023 paper "PPOCoder: Execution-based Code Generation using Deep Reinforcement Learning"
  ☆114Updated last year
• hkust-zhiyao / SpecLLM
  SpecLLM: Exploring Generation and Review of VLSI Design Specification with Large Language Model
  ☆14Updated last year
• Thinklab-SJTU / Awesome-LLM4EDA
  ☆217Updated last year
• stable-lab / MAGE
  MAGE: A Multi-Agent Engine for Automated RTL Code Generation
  ☆52Updated 3 months ago
• Gy-Hu / AIG2INV
  DeepIC3: Guiding IC3 Algorithms by Graph Neural Network Clause Prediction (ASP-DAC 2024)
  ☆11Updated last year
• Intelligent-Computing-Research-Group / HaVen
  [DATE 2025] haven: hallucination-mitigated llm for verilog code generation aligned with hdl engineers
  ☆20Updated last week
• hkust-zhiyao / CircuitFusion
  CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)
  ☆17Updated 3 months ago
• ycunxi / FLowGen-CNNs-DAC18
  ☆15Updated 7 years ago
• madaan / pie-perf
  Training language models to make programs faster
  ☆91Updated last year
• aichipdesign / chipgptv
  Natural language is not enough: Benchmarking multi-modal generative AI for Verilog generation (ICCAD 2024)
  ☆24Updated last month
• achieve-lab / assertion_data_for_LLM
  ☆16Updated 5 months ago
• neulab / code-bert-score
  CodeBERTScore: an automatic metric for code generation, based on BERTScore
  ☆195Updated last year
• reddy-lab-code-research / XLCoST
  Code and data for XLCoST: A Benchmark Dataset for Cross-lingual Code Intelligence
  ☆74Updated 5 months ago
• ACADLab / SPICEPilot
  This repository hosts the information of SPICEPilot: a training free LLM data-augmentation, new bench marking and future road-map.
  ☆19Updated last month