shailja-thakur / CodeGen-Fine-TuningLinks
☆39Updated last year
Alternatives and similar repositories for CodeGen-Fine-Tuning
Users that are interested in CodeGen-Fine-Tuning are comparing it to the libraries listed below
Sorting:
- ☆186Updated last year
- Fix syntax errors of LLM-generated RTL☆39Updated last year
- LLM4HWDesign Starting Toolkit☆18Updated last year
- LLM4DV☆14Updated last year
- ☆19Updated 9 months ago
- ☆30Updated 6 months ago
- ☆49Updated last year
- ☆49Updated last month
- Verilog evaluation benchmark for large language model☆331Updated 3 months ago
- ☆245Updated last year
- Automated Repair of Verilog Hardware Descriptions☆34Updated 9 months ago
- A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.☆232Updated 8 months ago
- LLM Evaluation Benchmark on Hardware Formal Verification☆30Updated 6 months ago
- MAGE: A Multi-Agent Engine for Automated RTL Code Generation☆67Updated 6 months ago
- ☆54Updated last year
- ☆91Updated last week
- RTL-Repo: A Benchmark for Evaluating LLMs on Large-Scale RTL Design Projects - IEEE LAD'24☆23Updated last year
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆26Updated 6 months ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆39Updated last year
- ☆31Updated last year
- ☆17Updated last year
- An open-source benchmark for generating design RTL with natural language☆138Updated 11 months ago
- TuRTLe: A Unified Evaluation of LLMs for RTL Generation 🐢 (MLCAD 2025)☆31Updated last month
- This repository hosts the information of SPICEPilot: a training free LLM data-augmentation, new bench marking and future road-map.☆21Updated 5 months ago
- [DATE 2025] haven: hallucination-mitigated llm for verilog code generation aligned with hdl engineers☆23Updated 3 months ago
- LLMs and the Future of Chip Design: Unveiling Security Risks and Building Trust☆31Updated last year
- ☆54Updated 5 months ago
- ☆20Updated 3 years ago
- Code for the TMLR 2023 paper "PPOCoder: Execution-based Code Generation using Deep Reinforcement Learning"☆117Updated last year
- NetTAG: A Multimodal RTL-and-Layout-Aligned Netlist Foundation Model via Text-Attributed Graph (DAC'25)☆17Updated 2 months ago