Alternatives and similar repositories for CodeGen-Fine-Tuning

Users that are interested in CodeGen-Fine-Tuning are comparing it to the libraries listed below

• shailja-thakur / VGen
  ☆197Updated last year
• AutoBench / AutoBench
  ☆36Updated 9 months ago
• achieve-lab / assertion_data_for_LLM
  ☆23Updated last year
• hammad-a / verilog_repair
  Automated Repair of Verilog Hardware Descriptions
  ☆35Updated last year
• NVlabs / RTLFixer
  Fix syntax errors of LLM-generated RTL
  ☆41Updated last year
• hkust-zhiyao / RTL-Coder
  A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.
  ☆250Updated last year
• LearningOpt / pie
  ☆57Updated last year
• NVlabs / verilog-eval
  Verilog evaluation benchmark for large language model
  ☆370Updated 6 months ago
• GATECH-EIC / mg-verilog
  ☆54Updated last year
• IPRC-DIP / CodeV
  ☆53Updated 5 months ago
• hkust-zhiyao / RTLLM
  An open-source benchmark for generating design RTL with natural language
  ☆155Updated last year
• GATECH-EIC / LLM4HWDesign_Starting_Toolkit
  LLM4HWDesign Starting Toolkit
  ☆19Updated last year
• stable-lab / MAGE
  MAGE: A Multi-Agent Engine for Automated RTL Code Generation
  ☆86Updated 9 months ago
• Thinklab-SJTU / Awesome-LLM4EDA
  ☆261Updated last year
• hkust-zhiyao / AssertLLM
  Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs
  ☆50Updated last year
• NVlabs / cvdp_benchmark
  ☆119Updated 2 months ago
• HPAI-BSC / TuRTLe
  TuRTLe: A Unified Evaluation of LLMs for RTL Generation 🐢 (MLCAD 2025)
  ☆37Updated this week
• ZixiBenZhang / ml4dv
  LLM4DV
  ☆16Updated last year
• gpt4rtl / AutoSVA2
  ☆17Updated 2 years ago
• AutoBench / CorrectBench
  ☆33Updated last month
• hkust-zhiyao / SpecLLM
  SpecLLM: Exploring Generation and Review of VLSI Design Specification with Large Language Model
  ☆15Updated 2 years ago
• hkust-zhiyao / CircuitFusion
  CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)
  ☆33Updated 9 months ago
• NVlabs / FVEval
  LLM Evaluation Benchmark on Hardware Formal Verification
  ☆35Updated 10 months ago
• magicYang1573 / llm-hardware-test-generation
  ☆33Updated last year
• reddy-lab-code-research / PPOCoder
  Code for the TMLR 2023 paper "PPOCoder: Execution-based Code Generation using Deep Reinforcement Learning"
  ☆118Updated 2 years ago
• hkust-zhiyao / NetTAG
  NetTAG: A Multimodal RTL-and-Layout-Aligned Netlist Foundation Model via Text-Attributed Graph (DAC'25)
  ☆23Updated last month
• 97kjmin / VeriLogos
  This repository includes the data and scripts utilized in the study titled "Improving LLM-based Verilog Code Generation with Data Augment…
  ☆13Updated 10 months ago
• Gy-Hu / AIG2INV
  DeepIC3: Guiding IC3 Algorithms by Graph Neural Network Clause Prediction (ASP-DAC 2024)
  ☆13Updated 2 years ago
• Intelligent-Computing-Research-Group / HaVen
  [DATE 2025] haven: hallucination-mitigated llm for verilog code generation aligned with hdl engineers
  ☆38Updated 7 months ago
• ekiwi / open-source-formal-verification-for-chisel
  ☆10Updated 4 years ago