shailja-thakur / CodeGen-Fine-Tuning

Related projects ⓘ

Alternatives and complementary repositories for CodeGen-Fine-Tuning

• shailja-thakur / VGen
  ☆119Updated last month
• NVlabs / verilog-eval
  Verilog evaluation benchmark for large language model
  ☆179Updated 3 months ago
• hkust-zhiyao / RTL-Coder
  A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.
  ☆129Updated last month
• hkust-zhiyao / RTLLM
  An open-source benchmark for generating design RTL with natural language
  ☆70Updated 2 weeks ago
• GATECH-EIC / mg-verilog
  ☆31Updated last month
• GATECH-EIC / LLM4HWDesign_Starting_Toolkit
  LLM4HWDesign Starting Toolkit
  ☆17Updated last month
• hkust-zhiyao / AssertLLM
  Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs
  ☆20Updated 3 weeks ago
• Thinklab-SJTU / Awesome-LLM4EDA
  ☆130Updated 4 months ago
• hammad-a / verilog_repair
  Automated Repair of Verilog Hardware Descriptions
  ☆26Updated 7 months ago
• IPRC-DIP / CodeV
  ☆14Updated 2 months ago
• madaan / pie-perf
  Training language models to make programs faster
  ☆83Updated 7 months ago
• reddy-lab-code-research / XLCoST
  Code and data for XLCoST: A Benchmark Dataset for Cross-lingual Code Intelligence
  ☆66Updated last year
• Entropy-xcy / sns
  ☆12Updated 2 years ago
• LearningOpt / pie
  ☆39Updated 4 months ago
• aichipdesign / chipgptv
  Natural language is not enough: Benchmarking multi-modal generative AI for Verilog generation (ICCAD 2024)
  ☆10Updated 4 months ago
• AutoBench / AutoBench
  ☆17Updated last week
• JBlocklove / LLMs-for-EDA-Tutorial
  ☆45Updated last month
• UCLA-DM / HLSyn
  HLSyn benchmark for paper "Towards a Comprehensive Benchmark for FPGA Targeted High-Level Synthesis"
  ☆25Updated 11 months ago
• ise-uiuc / xft
  XFT: Unlocking the Power of Code Instruction Tuning by Simply Merging Upcycled Mixture-of-Experts
  ☆27Updated 4 months ago
• zhangzwwww / DietCode
  ☆19Updated last year
• gpt4rtl / AutoSVA2
  ☆12Updated last year
• reddy-lab-code-research / PPOCoder
  Code for the TMLR 2023 paper "PPOCoder: Execution-based Code Generation using Deep Reinforcement Learning"
  ☆97Updated 10 months ago
• hkust-zhiyao / MasterRTL
  MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design
  ☆35Updated 2 months ago
• hello-eternity / Cyberrio
  ☆38Updated last year
• CoderEval / CoderEval
  A collection of practical code generation tasks and tests in open source projects. Complementary to HumanEval by OpenAI.
  ☆121Updated 11 months ago
• UCLA-VAST / GNN-DSE
  DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"
  ☆37Updated last year
• aitomatic / semikong
  First Open-Source Industry-Specific Model for Semiconductors
  ☆103Updated 3 weeks ago
• ycunxi / FLowGen-CNNs-DAC18
  ☆15Updated 6 years ago
• NVlabs / RTLFixer
  Fix syntax errors of LLM-generated RTL
  ☆16Updated 5 months ago
• chengyinwu / QuteRTL
  QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification
  ☆14Updated 8 years ago