☆181Mar 10, 2025Updated last year
Alternatives and similar repositories for VerilogCoder
Users that are interested in VerilogCoder are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- MAGE: A Multi-Agent Engine for Automated RTL Code Generation☆134Apr 11, 2025Updated last year
- Verilog evaluation benchmark for large language model☆465Jul 14, 2025Updated last year
- ☆212Jun 8, 2026Updated 2 months ago
- ☆20Oct 17, 2024Updated last year
- ☆60Jul 13, 2026Updated last month
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- PRO-V: An Efficient Program Generation Multi-Agent System for Automatic RTL Verification☆36Dec 11, 2025Updated 8 months ago
- ☆61Mar 10, 2025Updated last year
- Fix syntax errors of LLM-generated RTL☆57May 23, 2024Updated 2 years ago
- An open-source benchmark for generating design RTL with natural language☆223Aug 15, 2026Updated 2 weeks ago
- ☆17Jul 26, 2026Updated last month
- [DATE 2025] haven: hallucination-mitigated llm for verilog code generation aligned with hdl engineers☆44Jul 9, 2025Updated last year
- LLM Evaluation Benchmark on Hardware Formal Verification☆44Apr 3, 2025Updated last year
- ☆49May 18, 2024Updated 2 years ago
- A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.☆321Feb 9, 2025Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Contract-Aware RTL Code Generation Agents with Temporal Tracing, Slicing and Formal Verification☆24Jan 28, 2026Updated 7 months ago
- Project Status: Discontinued, New repository: spec2rtl-plugin☆31Feb 1, 2026Updated 6 months ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆69Oct 28, 2024Updated last year
- ☆57Jan 6, 2026Updated 7 months ago
- ☆30Jan 30, 2025Updated last year
- ☆29Aug 18, 2025Updated last year
- This repository contains a comprehensive collection of parameterized and configurable RTL modules written in Verilog, organized by catego…☆20Sep 23, 2025Updated 11 months ago
- OriGen: Enhancing RTL Code Generation with Code-to-Code Augmentation and Self-Reflection(ICCAD 2024)☆34Oct 20, 2024Updated last year
- ☆208Oct 17, 2024Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- The first large scale formally verified reasoning dataset for Verilog☆23May 16, 2025Updated last year
- DeepGate3 for ICCAD2024☆14May 26, 2025Updated last year
- 通用的测试平台日志，波形(FSDB/VCD)，根因分析MCP Server. A Universal MCP Server to Debug Testbench Simulation Failures Via Log Parsing And Waveform Analys…☆86Updated this week
- A comprehensive benchmark for AI-aided chip design☆39Aug 6, 2026Updated 3 weeks ago
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆43Apr 13, 2025Updated last year
- UnityChip Verification AI-Agent☆219Updated this week
- ☆44Apr 11, 2025Updated last year
- ☆295Jul 8, 2024Updated 2 years ago
- Generative Benchmark for LLM-Aided Hardware Design☆30Jun 4, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ICRTL Benchmark: Industrial-level RTL design challenges for evaluating PPA optimization, code generation, and LLM applications in EDA.☆31Jul 3, 2026Updated last month
- ☆61May 22, 2026Updated 3 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆78May 29, 2025Updated last year
- ☆43Dec 21, 2025Updated 8 months ago
- ☆30Jun 25, 2024Updated 2 years ago
- This is the Github Repo for the paper: VeriReason: Reinforcement Learning with Testbench Feedback for Reasoning-Enhanced Verilog Generati…☆29Sep 25, 2025Updated 11 months ago
- LLM4HWDesign Starting Toolkit☆20Oct 4, 2024Updated last year