☆156Mar 10, 2025Updated last year
Alternatives and similar repositories for VerilogCoder
Users that are interested in VerilogCoder are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- MAGE: A Multi-Agent Engine for Automated RTL Code Generation☆112Apr 11, 2025Updated last year
- ☆165May 10, 2026Updated last week
- Verilog evaluation benchmark for large language model☆428Jul 14, 2025Updated 10 months ago
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆39Apr 13, 2025Updated last year
- LLM Evaluation Benchmark on Hardware Formal Verification☆43Apr 3, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- SpecLLM: Exploring Generation and Review of VLSI Design Specification with Large Language Model☆16Jan 29, 2024Updated 2 years ago
- ☆29Jun 25, 2024Updated last year
- Project Status: Discontinued, New repository: spec2rtl-plugin☆26Feb 1, 2026Updated 3 months ago
- ☆21Jun 12, 2024Updated last year
- ☆281Jul 8, 2024Updated last year
- ☆50Aug 7, 2025Updated 9 months ago
- ☆53Mar 10, 2025Updated last year
- MLIR+EqSat☆26Jan 10, 2026Updated 4 months ago
- [Mlsys'22] Understanding gnn computational graph: A coordinated computation, io, and memory perspective☆22Sep 11, 2023Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆46May 18, 2024Updated 2 years ago
- ☆42Dec 21, 2025Updated 4 months ago
- Unified Sparse Library Wrapper Based on cuSPARSE☆12May 24, 2022Updated 3 years ago
- ☆19Aug 30, 2020Updated 5 years ago
- OpenROAD Agent. This repository contain the model to train and testing the model using EDA Corpus dataset.☆29Jul 24, 2025Updated 9 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆72May 29, 2025Updated 11 months ago
- A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.☆292Feb 9, 2025Updated last year
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆19Nov 1, 2022Updated 3 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆63Dec 19, 2021Updated 4 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Zynq PR Management☆13Apr 20, 2016Updated 10 years ago
- IP Catalog for Raptor.☆18Dec 6, 2024Updated last year
- Lean 4 library of tools for parsing and compiling syntax and parser definitions.☆16Dec 10, 2023Updated 2 years ago
- Testbenches for HDL projects☆23Updated this week
- Using e-graphs for logic synthesis (ICCAD'25)☆34May 7, 2026Updated last week
- an sata controller using smallest resource.☆17Feb 5, 2014Updated 12 years ago
- FPGA for uSDR☆22Apr 18, 2026Updated last month
- The source code for the XTRX FPGA image☆17Nov 19, 2022Updated 3 years ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆38Jan 16, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Koishi's Day 2025 Paper (NeurIPS 2025): "Codifying Character Logic in Role-Playing"☆23Jan 15, 2026Updated 4 months ago
- RISCV MYTH 4 stage pipelined core designed using TL-Verilog and supports RV32I base integer instruction set☆15Jan 14, 2021Updated 5 years ago
- LLM Agent for Hardware Description Language☆22Jun 7, 2025Updated 11 months ago
- [IPSN 2024] Lifelong Intelligence Beyond the Edge using Hyperdimensional Computing☆13May 16, 2024Updated 2 years ago
- A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core☆11May 24, 2019Updated 6 years ago
- Tool for updating the contents of BlockRAMs found in Xilinx 7 series bitstreams.☆19Feb 9, 2022Updated 4 years ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆36Apr 9, 2026Updated last month