☆163Mar 10, 2025Updated last year
Alternatives and similar repositories for VerilogCoder
Users that are interested in VerilogCoder are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆172May 10, 2026Updated last month
- Verilog evaluation benchmark for large language model☆439Jul 14, 2025Updated 10 months ago
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆40Apr 13, 2025Updated last year
- LLM Evaluation Benchmark on Hardware Formal Verification☆43Apr 3, 2025Updated last year
- SpecLLM: Exploring Generation and Review of VLSI Design Specification with Large Language Model☆16Jan 29, 2024Updated 2 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- ☆42Apr 11, 2025Updated last year
- ☆29Jun 25, 2024Updated last year
- Project Status: Discontinued, New repository: spec2rtl-plugin☆26Feb 1, 2026Updated 4 months ago
- ☆21Jun 12, 2024Updated last year
- The official implementation of DeepRTL: Bridging Verilog Understanding and Generation with a Unified Representation Model (ICLR 2025)☆17Dec 18, 2025Updated 5 months ago
- ☆286Jul 8, 2024Updated last year
- ☆53Aug 7, 2025Updated 10 months ago
- ☆54Mar 10, 2025Updated last year
- MLIR+EqSat☆27Jan 10, 2026Updated 5 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- [Mlsys'22] Understanding gnn computational graph: A coordinated computation, io, and memory perspective☆22Sep 11, 2023Updated 2 years ago
- ☆42Dec 21, 2025Updated 5 months ago
- Unified Sparse Library Wrapper Based on cuSPARSE☆12May 24, 2022Updated 4 years ago
- ☆19Aug 30, 2020Updated 5 years ago
- OpenROAD Agent. This repository contain the model to train and testing the model using EDA Corpus dataset.☆29Jul 24, 2025Updated 10 months ago
- A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.☆300Feb 9, 2025Updated last year
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆64Dec 19, 2021Updated 4 years ago
- Zynq PR Management☆13Apr 20, 2016Updated 10 years ago
- IP Catalog for Raptor.☆18Dec 6, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Lean 4 library of tools for parsing and compiling syntax and parser definitions.☆16Dec 10, 2023Updated 2 years ago
- Testbenches for HDL projects☆23Updated this week
- Using e-graphs for logic synthesis (ICCAD'25)☆35Updated this week
- an sata controller using smallest resource.☆17Feb 5, 2014Updated 12 years ago
- FPGA for uSDR☆23Apr 18, 2026Updated last month
- The source code for the XTRX FPGA image☆17Nov 19, 2022Updated 3 years ago
- Koishi's Day 2025 Paper (NeurIPS 2025): "Codifying Character Logic in Role-Playing"☆24Jan 15, 2026Updated 4 months ago
- RISCV MYTH 4 stage pipelined core designed using TL-Verilog and supports RV32I base integer instruction set☆15Jan 14, 2021Updated 5 years ago
- LLM Agent for Hardware Description Language☆22Jun 7, 2025Updated last year
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- [ICML 2023] ChiPFormer: Transferable Chip Placement via Offline Decision Transformer☆55Feb 22, 2026Updated 3 months ago
- [IPSN 2024] Lifelong Intelligence Beyond the Edge using Hyperdimensional Computing☆13May 16, 2024Updated 2 years ago
- A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core☆11May 24, 2019Updated 7 years ago
- DeepGate3 for ICCAD2024☆14May 26, 2025Updated last year
- LLM4DV☆23Sep 30, 2024Updated last year
- ☆15Feb 6, 2021Updated 5 years ago
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆19Sep 8, 2020Updated 5 years ago