☆177Mar 10, 2025Updated last year
Alternatives and similar repositories for VerilogCoder
Users that are interested in VerilogCoder are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- MAGE: A Multi-Agent Engine for Automated RTL Code Generation☆132Apr 11, 2025Updated last year
- Verilog evaluation benchmark for large language model☆458Jul 14, 2025Updated last year
- ☆204Jun 8, 2026Updated 2 months ago
- ☆19Oct 17, 2024Updated last year
- ☆57Jul 13, 2026Updated 3 weeks ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- PRO-V: An Efficient Program Generation Multi-Agent System for Automatic RTL Verification☆36Dec 11, 2025Updated 8 months ago
- ☆60Mar 10, 2025Updated last year
- Fix syntax errors of LLM-generated RTL☆57May 23, 2024Updated 2 years ago
- An open-source benchmark for generating design RTL with natural language☆218Nov 8, 2024Updated last year
- ☆17Jul 26, 2026Updated 2 weeks ago
- [DATE 2025] haven: hallucination-mitigated llm for verilog code generation aligned with hdl engineers☆43Jul 9, 2025Updated last year
- LLM Evaluation Benchmark on Hardware Formal Verification☆44Apr 3, 2025Updated last year
- ☆49May 18, 2024Updated 2 years ago
- A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.☆345Feb 9, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Contract-Aware RTL Code Generation Agents with Temporal Tracing, Slicing and Formal Verification☆23Jan 28, 2026Updated 6 months ago
- Project Status: Discontinued, New repository: spec2rtl-plugin☆30Feb 1, 2026Updated 6 months ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆67Oct 28, 2024Updated last year
- ☆57Jan 6, 2026Updated 7 months ago
- ☆30Jan 30, 2025Updated last year
- ☆29Aug 18, 2025Updated 11 months ago
- This repository contains a comprehensive collection of parameterized and configurable RTL modules written in Verilog, organized by catego…☆18Sep 23, 2025Updated 10 months ago
- OriGen: Enhancing RTL Code Generation with Code-to-Code Augmentation and Self-Reflection(ICCAD 2024)☆33Oct 20, 2024Updated last year
- ☆208Oct 17, 2024Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- The first large scale formally verified reasoning dataset for Verilog☆22May 16, 2025Updated last year
- DeepGate3 for ICCAD2024☆14May 26, 2025Updated last year
- 简洁的测试平台日志，波形(FSDB/VCD)，根因分析MCP Server. A Simple and Universal MCP Server to Debug Testbench Simulation Failures Via Log Parsing And Wave…☆61Jul 30, 2026Updated last week
- A comprehensive benchmark for AI-aided chip design☆35Updated this week
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆43Apr 13, 2025Updated last year
- UnityChip Verification AI-Agent☆207Updated this week
- ☆44Apr 11, 2025Updated last year
- ☆293Jul 8, 2024Updated 2 years ago
- Generative Benchmark for LLM-Aided Hardware Design☆30Jun 4, 2025Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ICRTL Benchmark: Industrial-level RTL design challenges for evaluating PPA optimization, code generation, and LLM applications in EDA.☆26Jul 3, 2026Updated last month
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆76May 29, 2025Updated last year
- ☆42Dec 21, 2025Updated 7 months ago
- ☆30Jun 25, 2024Updated 2 years ago
- This is the Github Repo for the paper: VeriReason: Reinforcement Learning with Testbench Feedback for Reasoning-Enhanced Verilog Generati…☆29Sep 25, 2025Updated 10 months ago
- LLM4HWDesign Starting Toolkit☆20Oct 4, 2024Updated last year
- Papers on LLM4EDA from 2023 and 2024☆47Jul 6, 2024Updated 2 years ago