☆117Mar 10, 2025Updated 11 months ago
Alternatives and similar repositories for VerilogCoder
Users that are interested in VerilogCoder are comparing it to the libraries listed below
Sorting:
- MAGE: A Multi-Agent Engine for Automated RTL Code Generation☆88Apr 11, 2025Updated 10 months ago
- ☆125Dec 5, 2025Updated 2 months ago
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆33Apr 13, 2025Updated 10 months ago
- ☆43Mar 10, 2025Updated 11 months ago
- ☆27Jun 25, 2024Updated last year
- A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.☆253Feb 9, 2025Updated last year
- MLIR+EqSat☆25Jan 10, 2026Updated last month
- OdooSense is an AI tool that optimizes business processes in Odoo ERP. It's a virtual AI boss providing real-time data-driven insights an…☆15Apr 26, 2023Updated 2 years ago
- The source code for the XTRX FPGA image☆17Nov 19, 2022Updated 3 years ago
- Zynq PR Management☆13Apr 20, 2016Updated 9 years ago
- Project Status: Discontinued, New repository: spec2rtl-plugin☆23Feb 1, 2026Updated last month
- FPGA for uSDR☆20Feb 22, 2026Updated last week
- LLM Evaluation Benchmark on Hardware Formal Verification☆36Apr 3, 2025Updated 10 months ago
- ☆36Apr 11, 2025Updated 10 months ago
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆18Nov 1, 2022Updated 3 years ago
- ESnet general-purpose FPGA design library.☆14Feb 18, 2026Updated last week
- ☆265Jul 8, 2024Updated last year
- ☆33Aug 7, 2025Updated 6 months ago
- ☆18Sep 16, 2020Updated 5 years ago
- NetTAG: A Multimodal RTL-and-Layout-Aligned Netlist Foundation Model via Text-Attributed Graph (DAC'25)☆23Dec 21, 2025Updated 2 months ago
- ☆20Jun 12, 2024Updated last year
- LLM Agent for Hardware Description Language☆21Jun 7, 2025Updated 8 months ago
- ☆44May 18, 2024Updated last year
- Using e-graphs for logic synthesis (ICCAD'25)☆32Updated this week
- ☆23Nov 25, 2024Updated last year
- ☆19Aug 30, 2020Updated 5 years ago
- The official implementation of DeepRTL: Bridging Verilog Understanding and Generation with a Unified Representation Model (ICLR 2025)☆16Dec 18, 2025Updated 2 months ago
- Tool for updating the contents of BlockRAMs found in Xilinx 7 series bitstreams.☆19Feb 9, 2022Updated 4 years ago
- [Mlsys'22] Understanding gnn computational graph: A coordinated computation, io, and memory perspective☆22Sep 11, 2023Updated 2 years ago
- An open-source benchmark for generating design RTL with natural language☆160Nov 8, 2024Updated last year
- iFCN: Automated Design Platform for Molecular FCN Circuits☆14Dec 26, 2025Updated 2 months ago
- A pipelined brainfuck softcore in Verilog☆19Aug 5, 2014Updated 11 years ago
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆19Sep 8, 2020Updated 5 years ago
- ☆34Dec 21, 2025Updated 2 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆66May 29, 2025Updated 9 months ago
- This is a series of quick start guide of Vitis HLS tool in Chinese. It explains the basic concepts and the most important optimize techni…☆25Nov 9, 2022Updated 3 years ago
- 基于Arduino的农业植保车控制系统☆11Mar 20, 2019Updated 6 years ago
- include hdlc (miao), 422 grapher, 1553b☆21Oct 10, 2019Updated 6 years ago
- Open IP in Hardware Description Language.☆29Sep 4, 2023Updated 2 years ago