makaimann / ride-core-demoLinks
A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core
☆12Updated 6 years ago
Alternatives and similar repositories for ride-core-demo
Users that are interested in ride-core-demo are comparing it to the libraries listed below
Sorting:
- ☆13Updated 4 years ago
- PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…☆22Updated 4 months ago
- Collection for submission (Hardware Model Checking Benchmark)☆10Updated 7 months ago
- ☆10Updated 5 years ago
- LLM Evaluation Benchmark on Hardware Formal Verification☆21Updated last month
- ☆19Updated 10 months ago
- ☆13Updated 4 years ago
- Project Repo for the Simulator Independent Coverage Research☆19Updated 2 years ago
- ☆12Updated 2 years ago
- Hardware Formal Verification Tool☆52Updated this week
- Random Generator of Btor2 Files☆10Updated last year
- Methodology that leverages FPV to automatically discover covert channels in hardware that is time-shared between processes. AutoCC operat…☆17Updated 7 months ago
- CoreIR Symbolic Analyzer☆72Updated 4 years ago
- ☆14Updated 2 months ago
- ☆9Updated 9 years ago
- BTOR2 MLIR project☆25Updated last year
- A generic parser and tool package for the BTOR2 format.☆41Updated 3 weeks ago
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆14Updated this week
- Code repository for Coppelia tool☆23Updated 4 years ago
- ☆11Updated 3 years ago
- Fast Symbolic Repair of Hardware Design Code☆23Updated 4 months ago
- ☆18Updated 11 months ago
- RTLCheck☆22Updated 6 years ago
- A tool for checking the contract satisfaction for hardware designs☆11Updated 6 months ago
- ☆16Updated 4 years ago
- ☆15Updated last year
- A Modular Open-Source Hardware Fuzzing Framework☆33Updated 3 years ago
- Microarchitectural control flow integrity (𝜇CFI) verification checks whether there exists a control or data flow from instruction's ope…☆12Updated 2 months ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆32Updated 10 months ago
- rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission☆11Updated 8 months ago