Alternatives and similar repositories for ride-core-demo:

Users that are interested in ride-core-demo are comparing it to the libraries listed below

• upscale-project / generic-sqed-demo
  ☆13Updated 4 years ago
• sterin / super-prove-build
  ☆11Updated 4 years ago
• hwmcc / btor2tools
  A generic parser and tool package for the BTOR2 format.
  ☆40Updated 3 months ago
• gipsyh / rIC3
  Hardware Model Checker
  ☆40Updated this week
• agurfinkel / btor2mlir
  BTOR2 MLIR project
  ☆25Updated last year
• cristian-mattarei / CoSA
  CoreIR Symbolic Analyzer
  ☆64Updated 4 years ago
• iscas-tis / CHA
  ☆17Updated 8 months ago
• fangwenji / tacas23-wasim
  ☆12Updated 2 years ago
• CoriolisSP / FuzzBtor2
  Random Generator of Btor2 Files
  ☆9Updated last year
• IntelLabs / pycaliper
  PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…
  ☆20Updated 2 months ago
• PrincetonUniversity / IMDb-Archive
  ILA Model Database
  ☆22Updated 4 years ago
• ymanerka / ccicheck
  ☆9Updated 9 years ago
• ymanerka / rtlcheck
  RTLCheck
  ☆20Updated 6 years ago
• morenes / AutoCC
  Methodology that leverages FPV to automatically discover covert channels in hardware that is time-shared between processes. AutoCC operat…
  ☆17Updated 4 months ago
• diffblue / hw-cbmc
  The HW-CBMC and EBMC Model Checkers for Verilog
  ☆65Updated this week
• efeslab / hardware-bugbase
  ☆17Updated 9 months ago
• ekiwi / open-source-formal-verification-for-chisel
  ☆11Updated 3 years ago
• yuzeng2333 / autoGenILA
  Automatic generation of architecture-level models for hardware from its RTL design.
  ☆14Updated last year
• TeamVoss / VossII
  The source code to the Voss II Hardware Verification Suite
  ☆57Updated this week
• tdb-alcorn / chisel-formal
  ☆23Updated 4 years ago
• jix / kissat_extras
  A fork of the Kissat SAT solver with additional features. Supports incremental solving.
  ☆13Updated 2 years ago
• Gy-Hu / E-Syn
  E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)
  ☆28Updated 8 months ago
• ekiwi / rtl-repair
  Fast Symbolic Repair of Hardware Design Code
  ☆22Updated 2 months ago
• PrincetonUniversity / ILAng
  A Modeling and Verification Platform for SoCs using ILAs
  ☆75Updated 8 months ago
• ymanerka / pipeproof
  PipeProof
  ☆11Updated 5 years ago
• Gy-Hu / HW-Formal-Paper
  Recent papers related to hardware formal verification.
  ☆68Updated last year
• rzhang2285 / Coppelia
  Code repository for Coppelia tool
  ☆22Updated 4 years ago
• Moorvan / ChiselFV
  A Formal Verification Framework for Chisel
  ☆18Updated 11 months ago