Alternatives and similar repositories for ride-core-demo:

Users that are interested in ride-core-demo are comparing it to the libraries listed below

• upscale-project / generic-sqed-demo
  ☆12Updated 3 years ago
• sterin / super-prove-build
  ☆11Updated 4 years ago
• iscas-tis / CHA
  ☆16Updated 6 months ago
• gipsyh / rIC3
  Hardware Model Checker
  ☆26Updated this week
• hwmcc / btor2tools
  A generic parser and tool package for the BTOR2 format.
  ☆41Updated last month
• IntelLabs / pycaliper
  PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…
  ☆18Updated this week
• ymanerka / rtlcheck
  RTLCheck
  ☆17Updated 6 years ago
• ekiwi / rtl-fuzz-lab
  A Modular Open-Source Hardware Fuzzing Framework
  ☆31Updated 3 years ago
• CoriolisSP / FuzzBtor2
  Random Generator of Btor2 Files
  ☆9Updated last year
• ymanerka / ccicheck
  ☆9Updated 9 years ago
• ekiwi / open-source-formal-verification-for-chisel
  ☆12Updated 3 years ago
• cristian-mattarei / CoSA
  CoreIR Symbolic Analyzer
  ☆63Updated 4 years ago
• PrincetonUniversity / IMDb-Archive
  ILA Model Database
  ☆22Updated 4 years ago
• efeslab / hardware-bugbase
  ☆17Updated 7 months ago
• fangwenji / tacas23-wasim
  ☆12Updated last year
• ekiwi / rtl-repair
  Fast Symbolic Repair of Hardware Design Code
  ☆20Updated this week
• morenes / AutoCC
  Methodology that leverages FPV to automatically discover covert channels in hardware that is time-shared between processes. AutoCC operat…
  ☆15Updated 2 months ago
• PrincetonUniversity / ILAng
  A Modeling and Verification Platform for SoCs using ILAs
  ☆75Updated 6 months ago
• rzhang2285 / Coppelia
  Code repository for Coppelia tool
  ☆22Updated 4 years ago
• Moorvan / RISCV-Formal-Chisel
  RISC-V Formal in Chisel
  ☆10Updated 9 months ago
• tdb-alcorn / chisel-formal
  ☆23Updated 3 years ago
• diffblue / hw-cbmc
  The HW-CBMC and EBMC Model Checkers for Verilog
  ☆63Updated this week
• gokhankici / iodine
  Iodine: Verifying Constant-Time Execution of Hardware
  ☆12Updated 3 years ago
• Moorvan / ChiselFV
  A Formal Verification Framework for Chisel
  ☆18Updated 9 months ago
• TeamVoss / VossII
  The source code to the Voss II Hardware Verification Suite
  ☆53Updated 4 months ago
• agurfinkel / btor2mlir
  BTOR2 MLIR project
  ☆20Updated last year
• Gy-Hu / E-Syn
  E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)
  ☆26Updated 6 months ago
• chengyinwu / QuteRTL
  QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification
  ☆14Updated 8 years ago
• hplp / aes_chisel
  Implementation of the Advanced Encryption Standard in Chisel
  ☆20Updated 2 years ago
• amahzoon / genmul
  ☆14Updated 4 years ago