A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core
☆11May 24, 2019Updated 7 years ago
Alternatives and similar repositories for ride-core-demo
Users that are interested in ride-core-demo are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆15Feb 6, 2021Updated 5 years ago
- ☆15Dec 6, 2023Updated 2 years ago
- Automatic generation of architecture-level models for hardware from its RTL design.☆17Apr 12, 2023Updated 3 years ago
- ☆24Feb 11, 2021Updated 5 years ago
- RISC-V Formal in Chisel☆13Apr 9, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆21Jun 12, 2024Updated 2 years ago
- Pono: A flexible and extensible SMT-based model checker☆134Oct 7, 2026Updated last week
- ☆32Nov 2, 2025Updated 11 months ago
- ILA Model Database☆26Sep 27, 2020Updated 6 years ago
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 3 years ago
- 32-bit RISC-V Emulator☆29Feb 23, 2019Updated 7 years ago
- A Modeling and Verification Platform for SoCs using ILAs☆81Jul 3, 2024Updated 2 years ago
- Equivalence checking with Yosys☆65Updated this week
- A Coq framework to support structural design and proof of hardware cache-coherence protocols☆15May 7, 2022Updated 4 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A generic C++ API for SMT solving. It provides abstract classes which can be implemented by different SMT solvers.☆143Updated this week
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆116Updated this week
- FPGA-based HyperLogLog Accelerator☆12Jul 13, 2020Updated 6 years ago
- ☆14Jan 3, 2018Updated 8 years ago
- GeST (Generating Stress-Tests) is a Genetic Algorithm framework for automatic hardware stress-test generation. Related scientific publica…☆17May 7, 2019Updated 7 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆104Mar 29, 2024Updated 2 years ago
- Recent papers related to hardware formal verification.☆79Sep 20, 2023Updated 3 years ago
- Reads a state transition system and performs property checking☆94Sep 12, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Post-Silicon Validation Tool based on REVERSI☆12Dec 10, 2025Updated 10 months ago
- A high-performance hardware accelerator for compression/decompression algorithm library of zlib based on kunpeng processor☆17May 19, 2021Updated 5 years ago
- AMulet 2. - A better AIG Multiplier Examination Tool☆32Dec 23, 2025Updated 9 months ago
- ☆16Sep 14, 2020Updated 6 years ago
- Fast Symbolic Repair of Hardware Design Code☆40Jan 20, 2025Updated last year
- Collection for submission (Hardware Model Checking Benchmark)☆13Nov 9, 2025Updated 11 months ago
- ☆13Jan 20, 2023Updated 3 years ago
- A RISC-V RV32 model ready for SMT program synthesis.☆12Jun 23, 2021Updated 5 years ago
- A verified Implementation of a mini prolog☆17Nov 27, 2022Updated 3 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- A RISC-V CPU implementation☆17Apr 9, 2020Updated 6 years ago
- A framework to ease parallelization of sequential SAT solvers☆36May 17, 2026Updated 5 months ago
- Hardware Formal Verification Tool☆123Updated this week
- ☆20Dec 3, 2019Updated 6 years ago
- ☆18Jul 12, 2024Updated 2 years ago
- A collection of datapath circuit design and verification benchmarks☆19Aug 24, 2026Updated last month
- RTLCheck☆26Oct 9, 2018Updated 8 years ago