GATECH-EIC / mg-verilogView external linksLinks
☆54Oct 8, 2024Updated last year
Alternatives and similar repositories for mg-verilog
Users that are interested in mg-verilog are comparing it to the libraries listed below
Sorting:
- ☆13Jul 25, 2024Updated last year
- LLM4HWDesign Starting Toolkit☆19Oct 4, 2024Updated last year
- ☆199Oct 17, 2024Updated last year
- [NeurIPS 2024] "AmoebaLLM: Constructing Any-Shape Large Language Models for Efficient and Instant Deployment" by Yonggan Fu, Zhongzhi Yu,…☆18Dec 13, 2024Updated last year
- Fix syntax errors of LLM-generated RTL☆41May 23, 2024Updated last year
- ☆262Jul 8, 2024Updated last year
- MAGE: A Multi-Agent Engine for Automated RTL Code Generation☆87Apr 11, 2025Updated 10 months ago
- ViTALiTy (HPCA'23) Code Repository☆23Mar 13, 2023Updated 2 years ago
- This repository hosts the information of SPICEPilot: a training free LLM data-augmentation, new bench marking and future road-map.☆28May 23, 2025Updated 8 months ago
- Verilog evaluation benchmark for large language model☆372Jul 14, 2025Updated 7 months ago
- The official code for [ECCV2020] "HALO: Hardware-aware Learning to Optimize"☆10Mar 22, 2023Updated 2 years ago
- ☆17Dec 16, 2025Updated 2 months ago
- An open-source benchmark for generating design RTL with natural language☆156Nov 8, 2024Updated last year
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆33Apr 13, 2025Updated 10 months ago
- ☆53Sep 4, 2025Updated 5 months ago
- First Latency-Aware Competitive LLM Agent Benchmark☆26Jun 3, 2025Updated 8 months ago
- [NeurIPS 2020] "FracTrain: Fractionally Squeezing Bit Savings Both Temporally and Spatially for Efficient DNN Training" by Yonggan Fu, Ha…☆10Feb 13, 2022Updated 4 years ago
- ☆14Feb 14, 2022Updated 4 years ago
- It is an LLM-based AI agent, which can write correct and efficient gpu kernels automatically.☆63Updated this week
- An open-sourced PyTorch library for developing energy efficient multiplication-less models and applications.☆14Feb 3, 2025Updated last year
- LLM Evaluation Benchmark on Hardware Formal Verification☆35Apr 3, 2025Updated 10 months ago
- ☆14Jul 14, 2015Updated 10 years ago
- Why Low-Precision Transformer Training Fails: An Analysis on Flash Attention☆44Oct 16, 2025Updated 4 months ago
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆18Nov 1, 2022Updated 3 years ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆35Aug 25, 2024Updated last year
- ☆42Mar 10, 2025Updated 11 months ago
- [ICML 2021] "Double-Win Quant: Aggressively Winning Robustness of Quantized DeepNeural Networks via Random Precision Training and Inferen…☆16Feb 13, 2022Updated 4 years ago
- [IJCAI 2024] QiMeng-CPU-v1: Automated CPU Design by Learning from Input-Output Examples☆27May 4, 2025Updated 9 months ago
- Artifacts for ATC '22 paper "Faster Software Packet Processing on FPGA NICs with eBPF Program Warping"☆17May 20, 2022Updated 3 years ago
- ☆14Jan 24, 2023Updated 3 years ago
- LLM Agent for Hardware Description Language☆20Jun 7, 2025Updated 8 months ago
- Open deep learning compiler stack for cpu, gpu and specialized accelerators☆19Feb 9, 2026Updated last week
- An infrastructure for integrated EDA☆42Jul 20, 2023Updated 2 years ago
- ChatEDA: A Large Language Model Powered Autonomous Agent for EDA (TCAD'24, NAACL'25)☆42May 21, 2025Updated 8 months ago
- FPGA version of Rodinia in HLS C/C++☆40Dec 24, 2020Updated 5 years ago
- Python implementation of the MACE Bayesian optimization algorithm, with GPy used as the backend GP library☆21Jun 25, 2018Updated 7 years ago
- Generative Benchmark for LLM-Aided Hardware Design☆27Jun 4, 2025Updated 8 months ago
- TuRTLe: A Unified Evaluation of LLMs for RTL Generation 🐢 (MLCAD 2025)☆38Updated this week
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆22Oct 7, 2025Updated 4 months ago