☆55Oct 8, 2024Updated last year
Alternatives and similar repositories for mg-verilog
Users that are interested in mg-verilog are comparing it to the libraries listed below
Sorting:
- ☆13Jul 25, 2024Updated last year
- LLM4HWDesign Starting Toolkit☆19Oct 4, 2024Updated last year
- ☆201Oct 17, 2024Updated last year
- Fix syntax errors of LLM-generated RTL☆43May 23, 2024Updated last year
- ViTALiTy (HPCA'23) Code Repository☆23Mar 13, 2023Updated 2 years ago
- MAGE: A Multi-Agent Engine for Automated RTL Code Generation☆89Apr 11, 2025Updated 10 months ago
- This repository hosts the information of SPICEPilot: a training free LLM data-augmentation, new bench marking and future road-map.☆30May 23, 2025Updated 9 months ago
- Verilog evaluation benchmark for large language model☆381Jul 14, 2025Updated 7 months ago
- The official code for [ECCV2020] "HALO: Hardware-aware Learning to Optimize"☆10Mar 22, 2023Updated 2 years ago
- An open-source benchmark for generating design RTL with natural language☆162Nov 8, 2024Updated last year
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆33Apr 13, 2025Updated 10 months ago
- First Latency-Aware Competitive LLM Agent Benchmark☆26Jun 3, 2025Updated 9 months ago
- ☆20Dec 16, 2025Updated 2 months ago
- An open-sourced PyTorch library for developing energy efficient multiplication-less models and applications.☆14Feb 3, 2025Updated last year
- ☆14Feb 14, 2022Updated 4 years ago
- LLM Evaluation Benchmark on Hardware Formal Verification☆37Apr 3, 2025Updated 11 months ago
- It is an LLM-based AI agent, which can write correct and efficient gpu kernels automatically.☆69Updated this week
- Why Low-Precision Transformer Training Fails: An Analysis on Flash Attention☆48Oct 16, 2025Updated 4 months ago
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆18Nov 1, 2022Updated 3 years ago
- ☆14Jul 14, 2015Updated 10 years ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆35Aug 25, 2024Updated last year
- ☆43Mar 10, 2025Updated 11 months ago
- [IJCAI 2024] QiMeng-CPU-v1: Automated CPU Design by Learning from Input-Output Examples☆27May 4, 2025Updated 10 months ago
- Artifacts for ATC '22 paper "Faster Software Packet Processing on FPGA NICs with eBPF Program Warping"☆17May 20, 2022Updated 3 years ago
- [ICML 2021] "Double-Win Quant: Aggressively Winning Robustness of Quantized DeepNeural Networks via Random Precision Training and Inferen…☆16Feb 13, 2022Updated 4 years ago
- [NeurIPS 2021] "Drawing Robust Scratch Tickets: Subnetworks with Inborn Robustness Are Found within Randomly Initialized Networks" by Yon…☆13Feb 13, 2022Updated 4 years ago
- ☆14Jan 24, 2023Updated 3 years ago
- An infrastructure for integrated EDA☆42Jul 20, 2023Updated 2 years ago
- Open deep learning compiler stack for cpu, gpu and specialized accelerators☆19Feb 24, 2026Updated last week
- [ICLR 2025 Oral] Knowledge Entropy Decay during Language Model Pretraining Hinders New Knowledge Acquisition☆19Nov 25, 2024Updated last year
- ChatEDA: A Large Language Model Powered Autonomous Agent for EDA (TCAD'24, NAACL'25)☆45May 21, 2025Updated 9 months ago
- FPGA version of Rodinia in HLS C/C++☆40Dec 24, 2020Updated 5 years ago
- Generative Benchmark for LLM-Aided Hardware Design☆27Jun 4, 2025Updated 9 months ago
- FireQ: Fast INT4-FP8 Kernel and RoPE-aware Quantization for LLM Inference Acceleration☆20Jun 27, 2025Updated 8 months ago
- The official implementation of TinyTrain [ICML '24]☆24Jul 19, 2024Updated last year
- ngAP's artifact for ASPLOS'24☆25Jul 29, 2025Updated 7 months ago
- A comprehensive tool that allows for system-level performance estimation of chiplet-based In-Memory computing (IMC) architectures.☆23Jun 27, 2024Updated last year
- Torch2Chip (MLSys, 2024)☆55Apr 2, 2025Updated 11 months ago
- ☆34Dec 21, 2025Updated 2 months ago