Alternatives and similar repositories for LLM4IC

Users that are interested in LLM4IC are comparing it to the libraries listed below

• UIUC-ChenLab / Chrysalis-HLS
  ☆14Updated 9 months ago
• hkust-zhiyao / AssertLLM
  Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs
  ☆30Updated 7 months ago
• aichipdesign / chipgptft
  Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)
  ☆41Updated 5 months ago
• JBlocklove / LLMs-for-EDA-Tutorial
  ☆52Updated last week
• hkust-zhiyao / RTLLM
  An open-source benchmark for generating design RTL with natural language
  ☆111Updated 6 months ago
• hkust-zhiyao / MasterRTL
  MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design
  ☆48Updated last week
• Entropy-xcy / sns
  ☆17Updated 2 years ago
• OpenROAD-Assistant / EDA-Corpus
  Datasets for EDA LLM research
  ☆26Updated 4 months ago
• magicYang1573 / llm-hardware-test-generation
  ☆30Updated 11 months ago
• shailja-thakur / VGen
  ☆153Updated 7 months ago
• spcl / rapidchiplet
  A toolchain for rapid design space exploration of chiplet architectures
  ☆50Updated 3 weeks ago
• magical-eda / OpenSAR
  ☆12Updated 3 years ago
• UT-LCA / ML4Accel-Dataset
  Dataset for ML-guided Accelerator Design
  ☆37Updated 6 months ago
• AutoBench / AutoBench
  ☆25Updated last month
• scale-lab / BACS
  Benchmarks for Approximate Circuit Synthesis
  ☆16Updated 4 years ago
• HKUSTGZ-MICS-LYU / FlattenRTL
  This is a python repo for flattening Verilog
  ☆17Updated 3 weeks ago
• Yu-Maryland / Gamora
  Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)
  ☆50Updated 4 months ago
• ispras / hdl-benchmarks
  Collection of digital hardware modules & projects (benchmarks)
  ☆59Updated 3 weeks ago
• ieee-ceda-datc / datc-rdf-Metrics4ML
  ☆31Updated 3 years ago
• zshi0616 / python-deepgate
  ☆22Updated 11 months ago
• laiyao1 / ArithTreeRL
  The release for paper "Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs"
  ☆13Updated 8 months ago
• Yu-Maryland / Verilog-to-PyG
  ☆24Updated last year
• aichipdesign / chipgptv
  Natural language is not enough: Benchmarking multi-modal generative AI for Verilog generation (ICCAD 2024)
  ☆23Updated 10 months ago
• SJTU-ECTL / GOMIL
  GOMIL: Global Optimization of Multiplier by Integer Linear Programming
  ☆13Updated 3 years ago
• aebeljs / VeRLPy
  VeRLPy is an open-source python library developed to improve the digital hardware verification process by using Reinforcement Learning (R…
  ☆26Updated 2 years ago
• Picrew / EDA_LLM
  Papers on LLM4EDA from 2023 and 2024
  ☆34Updated 11 months ago
• ehw-fit / ariths-gen
  Generator of arithmetic circuits (multipliers, adders) and approximate circuits
  ☆34Updated 4 months ago
• Thinklab-SJTU / Awesome-LLM4EDA
  ☆198Updated 10 months ago
• GATECH-EIC / mg-verilog
  ☆45Updated 7 months ago
• ASU-VDA-Lab / ASP-DAC24-Tutorial
  This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024
  ☆48Updated 4 months ago