DfX-NYUAD / LLM4ICLinks
LLMs and the Future of Chip Design: Unveiling Security Risks and Building Trust
☆27Updated last year
Alternatives and similar repositories for LLM4IC
Users that are interested in LLM4IC are comparing it to the libraries listed below
Sorting:
- Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)☆42Updated 6 months ago
- An open-source benchmark for generating design RTL with natural language☆112Updated 7 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆50Updated 3 weeks ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆31Updated 7 months ago
- ☆14Updated 9 months ago
- ☆52Updated 3 weeks ago
- ☆24Updated 2 months ago
- Papers on LLM4EDA from 2023 and 2024☆34Updated 11 months ago
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆17Updated 2 months ago
- ☆31Updated 11 months ago
- ☆25Updated last year
- ☆81Updated 2 months ago
- Datasets for EDA LLM research☆29Updated 5 months ago
- ☆155Updated 8 months ago
- ☆204Updated 11 months ago
- ☆31Updated 3 years ago
- ☆18Updated 2 years ago
- ☆46Updated 8 months ago
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆45Updated last week
- ☆33Updated 4 years ago
- The release for paper "Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs"☆13Updated 8 months ago
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆30Updated 2 weeks ago
- This is a python repo for flattening Verilog☆18Updated last month
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆50Updated 5 months ago
- A toolchain for rapid design space exploration of chiplet architectures☆52Updated last month
- ☆42Updated 9 months ago
- ☆61Updated 3 months ago
- ☆22Updated last year
- Natural language is not enough: Benchmarking multi-modal generative AI for Verilog generation (ICCAD 2024)☆23Updated last week
- ☆48Updated 3 weeks ago