DfX-NYUAD / LLM4IC
LLMs and the Future of Chip Design: Unveiling Security Risks and Building Trust
☆15Updated 6 months ago
Related projects ⓘ
Alternatives and complementary repositories for LLM4IC
- ☆130Updated 4 months ago
- An open-source benchmark for generating design RTL with natural language☆71Updated 2 weeks ago
- ☆119Updated last month
- Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability. This collection of paper…☆40Updated last year
- A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.☆131Updated last month
- ☆9Updated 2 months ago
- ☆72Updated last month
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆35Updated 2 months ago
- LLM-Enhanced Bayesian Optimization for Efficient Analog Constraint Generation☆11Updated 3 weeks ago
- This repo awesome-AI4EDA contains the source for the webpage: https://ai4eda.github.io, which is a curated paper list of awesome AI for E…☆128Updated 5 months ago
- ☆19Updated 2 weeks ago
- ☆45Updated last month
- ☆21Updated 5 months ago
- Verilog evaluation benchmark for large language model☆179Updated 3 months ago
- Source code for the Paper: "Deep Reinforcement Learning for Analog Circuit Sizing with an Electrical Design Space and Sparse Rewards"☆10Updated 2 years ago
- ☆53Updated last month
- ☆17Updated last week
- awesome-Analog-IC-Design-Automation☆29Updated last year
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆26Updated 4 years ago
- Datasets for EDA LLM research☆18Updated 5 months ago
- VeRLPy is an open-source python library developed to improve the digital hardware verification process by using Reinforcement Learning (R…☆24Updated 2 years ago
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the IR drop location on the chip.☆24Updated last year
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆20Updated 3 weeks ago
- ☆29Updated last year
- Dataset for ML-guided Accelerator Design☆31Updated last week
- A circuit-element level explainer to explain machine learning model's prediction on chip layouts.☆17Updated last year
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆115Updated last month
- ☆27Updated 11 months ago
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆45Updated 5 months ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆47Updated 2 weeks ago