DfX-NYUAD / LLM4ICLinks
LLMs and the Future of Chip Design: Unveiling Security Risks and Building Trust
☆37Updated last year
Alternatives and similar repositories for LLM4IC
Users that are interested in LLM4IC are comparing it to the libraries listed below
Sorting:
- Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)☆59Updated last year
- An open-source benchmark for generating design RTL with natural language☆155Updated last year
- ☆16Updated last year
- ☆199Updated last year
- ☆59Updated 3 weeks ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆66Updated 8 months ago
- Natural language is not enough: Benchmarking multi-modal generative AI for Verilog generation (ICCAD 2024)☆36Updated 7 months ago
- ☆261Updated last year
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆98Updated last year
- A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.☆250Updated last year
- ☆36Updated 10 months ago
- Generative Benchmark for LLM-Aided Hardware Design☆26Updated 8 months ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆50Updated last year
- Papers on LLM4EDA from 2023 and 2024☆46Updated last year
- This is a python repo for flattening Verilog☆20Updated last month
- Project repo for the POSH on-chip network generator☆52Updated 10 months ago
- NetTAG: A Multimodal RTL-and-Layout-Aligned Netlist Foundation Model via Text-Attributed Graph (DAC'25)☆23Updated last month
- ☆20Updated 3 years ago
- A toolchain for rapid design space exploration of chiplet architectures☆72Updated 6 months ago
- ChatEDA: A Large Language Model Powered Autonomous Agent for EDA (TCAD'24, NAACL'25)☆42Updated 8 months ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆82Updated 2 months ago
- ☆53Updated 5 months ago
- Benchmarks for Approximate Circuit Synthesis☆17Updated 5 years ago
- Datasets for EDA LLM research☆38Updated last year
- Dataset for ML-guided Accelerator Design☆43Updated last year
- This is a repo to store circuit design datasets☆19Updated 2 years ago
- This is a tutorial on standard digital design flow☆83Updated 4 years ago
- Fix syntax errors of LLM-generated RTL☆41Updated last year
- This repository is dedicated to providing a comprehensive guide and practical examples for using VC Formal for formal verification. Our g…☆45Updated last year
- ☆97Updated 7 months ago