LLMs and the Future of Chip Design: Unveiling Security Risks and Building Trust
☆39May 17, 2024Updated last year
Alternatives and similar repositories for LLM4IC
Users that are interested in LLM4IC are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Papers on LLM4EDA from 2023 and 2024☆48Jul 6, 2024Updated last year
- ☆279Jul 8, 2024Updated last year
- ☆17Aug 29, 2024Updated last year
- ☆206Oct 17, 2024Updated last year
- An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:☆17Feb 29, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Corblivar is a simulated-annealing-based floorplanning suite for 3D ICs☆34Jun 1, 2024Updated last year
- RISC-V ISA based 32-bit processor written in HLS☆16Nov 7, 2019Updated 6 years ago
- NeuroSpector: Dataflow and Mapping Optimizer for Deep Neural Network Accelerators☆21Mar 20, 2025Updated last year
- A template-based, layer-oriented High Level Synthesis Tool for AI algorithms☆14Apr 28, 2026Updated last week
- Fix syntax errors of LLM-generated RTL☆49May 23, 2024Updated last year
- An open-source benchmark for generating design RTL with natural language☆190Nov 8, 2024Updated last year
- ☆15Mar 23, 2026Updated last month
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆51Mar 31, 2026Updated last month
- LEC - Logic Equivalence Checking - Formal Verification☆39Updated this week
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Project Status: Discontinued, New repository: spec2rtl-plugin☆25Feb 1, 2026Updated 3 months ago
- VeriPy is a python based Verilog/Systemverilog automation tool. It automates ports/wire/reg/logic declarations, sub-module Instantiation,…☆37Apr 15, 2026Updated 3 weeks ago
- ☆16Feb 9, 2022Updated 4 years ago
- Collection of kernel accelerators optimised for LLM execution☆30Feb 26, 2026Updated 2 months ago
- Python interface for cross-calling with HDL☆50Mar 14, 2026Updated last month
- ☆25Jun 3, 2024Updated last year
- ☆12Jun 22, 2023Updated 2 years ago
- Unified RISC-V Access Platform project repository☆23Apr 28, 2026Updated last week
- A Modular Open-Source Hardware Fuzzing Framework☆37Dec 14, 2021Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Datacenter simulation toolkit for the OpenDC project☆10Aug 24, 2020Updated 5 years ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆77Sep 29, 2025Updated 7 months ago
- ☆10Oct 15, 2021Updated 4 years ago
- OpenSoC Fabric - A Network-On-Chip Generator☆18Jun 12, 2017Updated 8 years ago
- Repository for VSD-IAT Workshop: Physical Verification using SKY130☆10Aug 15, 2021Updated 4 years ago
- Scalable Interface for RISC-V ISA Extensions☆25Apr 7, 2026Updated 3 weeks ago
- DNN Compiler for Heterogeneous SoCs☆65Apr 13, 2026Updated 3 weeks ago
- A Deep-Reinforcement-Learning-Based Scheduler for FPGA HLS☆15Feb 27, 2021Updated 5 years ago
- ☆14Oct 30, 2024Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- A GUI to help users visualize the structure of a verilog HDL project☆12Jul 26, 2015Updated 10 years ago
- Simple UVM environment for experimenting with Verilator.☆38Apr 29, 2026Updated last week
- USB2.0 Verilog☆20Apr 21, 2019Updated 7 years ago
- A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.☆289Feb 9, 2025Updated last year
- ☆33Jul 1, 2024Updated last year
- Simplify VLSI (timing, power, noise, correlation, reliability) modeling and analysis with Characterization Description Format☆13Feb 13, 2020Updated 6 years ago
- General purpose task runner☆11Nov 10, 2025Updated 5 months ago