LLMs and the Future of Chip Design: Unveiling Security Risks and Building Trust
☆39May 17, 2024Updated 2 years ago
Alternatives and similar repositories for LLM4IC
Users that are interested in LLM4IC are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Papers on LLM4EDA from 2023 and 2024☆47Jul 6, 2024Updated last year
- ☆286Jul 8, 2024Updated last year
- ☆17Aug 29, 2024Updated last year
- ☆206Oct 17, 2024Updated last year
- An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:☆17Feb 29, 2024Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Corblivar is a simulated-annealing-based floorplanning suite for 3D ICs☆34Jun 1, 2024Updated 2 years ago
- RISC-V ISA based 32-bit processor written in HLS☆16Nov 7, 2019Updated 6 years ago
- NeuroSpector: Dataflow and Mapping Optimizer for Deep Neural Network Accelerators☆23Mar 20, 2025Updated last year
- A template-based, layer-oriented High Level Synthesis Tool for AI algorithms☆15Apr 28, 2026Updated last month
- Fix syntax errors of LLM-generated RTL☆51May 23, 2024Updated 2 years ago
- An open-source benchmark for generating design RTL with natural language☆201Nov 8, 2024Updated last year
- ☆15Mar 23, 2026Updated 2 months ago
- LEC - Logic Equivalence Checking - Formal Verification☆42Jun 9, 2026Updated last week
- Project Status: Discontinued, New repository: spec2rtl-plugin☆27Feb 1, 2026Updated 4 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆53Mar 31, 2026Updated 2 months ago
- VeriPy is a python based Verilog/Systemverilog automation tool. It automates ports/wire/reg/logic declarations, sub-module Instantiation,…☆38May 20, 2026Updated 3 weeks ago
- ☆16Feb 9, 2022Updated 4 years ago
- Collection of kernel accelerators optimised for LLM execution☆32Feb 26, 2026Updated 3 months ago
- Python interface for cross-calling with HDL☆51Mar 14, 2026Updated 3 months ago
- ☆25Jun 3, 2024Updated 2 years ago
- ☆12Jun 22, 2023Updated 2 years ago
- Unified RISC-V Access Platform (UAP) project repository☆27Updated this week
- A Modular Open-Source Hardware Fuzzing Framework☆37Dec 14, 2021Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Datacenter simulation toolkit for the OpenDC project☆10Aug 24, 2020Updated 5 years ago
- ☆10Oct 15, 2021Updated 4 years ago
- OpenSoC Fabric - A Network-On-Chip Generator☆18Jun 12, 2017Updated 9 years ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆82Sep 29, 2025Updated 8 months ago
- Repository for VSD-IAT Workshop: Physical Verification using SKY130☆10Aug 15, 2021Updated 4 years ago
- Scalable Interface for RISC-V ISA Extensions☆26Updated this week
- DNN Compiler for Heterogeneous SoCs☆70Updated this week
- A Deep-Reinforcement-Learning-Based Scheduler for FPGA HLS☆15Feb 27, 2021Updated 5 years ago
- ☆14Oct 30, 2024Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Official repository of paper "LOVE-R1: Advancing Long Video Understanding with Adaptive Zoom-in Mechanism via Multi-Step Reasoning"☆24Nov 1, 2025Updated 7 months ago
- A GUI to help users visualize the structure of a verilog HDL project☆12Jul 26, 2015Updated 10 years ago
- Simple UVM environment for experimenting with Verilator.☆39Apr 29, 2026Updated last month
- USB2.0 Verilog☆20Apr 21, 2019Updated 7 years ago
- ☆33Jul 1, 2024Updated last year
- A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.☆300Feb 9, 2025Updated last year
- General purpose task runner☆12Nov 10, 2025Updated 7 months ago