This is an attempt to fine tune SOTA Large Language Models so as to generate Verilog (VHDL) programmes, detect syntax, logic and human errors in codes and rectify them.
☆18Mar 12, 2026Updated last week
Alternatives and similar repositories for VeriGen
Users that are interested in VeriGen are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- DC-SCM LTPI Reference Implementation☆17Jan 13, 2026Updated 2 months ago
- This is a SpyDrNet Plugin for a physical design related transformations☆16Jun 13, 2025Updated 9 months ago
- This is a multi-core processor specially designed for matrix multiplication using Verilog HDL.☆11Jan 8, 2022Updated 4 years ago
- FlexNote App☆16Mar 30, 2025Updated 11 months ago
- Documentation for F4PGA☆28Oct 3, 2023Updated 2 years ago
- 3-wide superscalar, out-of-order RISC-V processor (RV32IM subset) in System Verilog, demonstrating key Instruction-Level Parallelism☆27Aug 15, 2025Updated 7 months ago
- RISC-V Architecture☆22Jan 2, 2023Updated 3 years ago
- A hardware accelerator for General Matrix Multiply, developed in SystemC using ESP.☆18May 26, 2021Updated 4 years ago
- nextpnr portable FPGA place and route tool☆21Aug 21, 2024Updated last year
- Explore and share high-quality ChatGPT prompt words. 🌟 Innovate content to enhance the conversation experience and inspire creativity. ✨…☆23Mar 27, 2024Updated last year
- a image demosaicking neural network based on UNet++☆11Mar 24, 2021Updated 5 years ago
- Verilog design files and Icestudio file for Sobel Edge Detection with OV7670 camera using ULX3S FPGA Board☆19Nov 17, 2021Updated 4 years ago
- A simple, cli-based tool to automatically create github repositories☆14Sep 21, 2024Updated last year
- RISC-V Directed Test Framework and Compliance Suite, RiESCUE☆60Updated this week
- ☆16Aug 23, 2025Updated 7 months ago
- linux allwinner h616 kernel based on the orangepi zero 2 version of the legacy allwinner 4.9 bsp kernel☆10Jan 25, 2021Updated 5 years ago
- FPGA with Xilinx Vitis HLS, Vivado, Vitis, and ZYNQ board. Working with HLS, Matrix Multiplier with HLS☆16Mar 1, 2021Updated 5 years ago
- ai_accelerator_basic_for_student (no solve)☆17Mar 27, 2020Updated 5 years ago
- A open-source framework designed to adapt pre-trained Language Models (LLMs), such as Llama, Mistral, and Mixtral, to a wide array of dom…☆23May 27, 2024Updated last year
- Shadow detection and tracking of video SAR moving target based on traditional method and deep learning method.☆11Nov 3, 2022Updated 3 years ago
- ☆38Dec 8, 2024Updated last year
- Project to compare different despeckling techniques☆11Jan 18, 2018Updated 8 years ago
- SymbiFlow WIP changes for Verilog to Routing -- Open Source CAD Flow for FPGA Research☆39Aug 21, 2024Updated last year
- COLOR IMAGE DEMOSAICKING VIA DEEP RESIDUAL LEARNING☆14Aug 8, 2018Updated 7 years ago
- CNN-based InSAR Denoising and Coherence Metric☆17Feb 11, 2020Updated 6 years ago
- One-stop solutions for Mixture of Expert modules in PyTorch.☆28Feb 10, 2026Updated last month
- A highly-configurable RISC-V Core☆33Dec 27, 2025Updated 2 months ago
- VideoSAR Segmentation☆11Feb 28, 2020Updated 6 years ago
- Code of the paper "Correctable Landmark Discovery via Large Models for Vision-Language Navigation" (TPAMI 2024)☆16Jun 7, 2024Updated last year
- answer's web client by vue webpack☆11Jan 12, 2023Updated 3 years ago
- Official Repository for the ACM MM 2024 paper "Navigating Beyond Instructions: Vision-and-Language Navigation in Obstructed Environments"☆15May 16, 2025Updated 10 months ago
- MPU6050 interface for fpga☆10May 9, 2020Updated 5 years ago
- SymbiFlow WIP changes for Yosys Open SYnthesis Suite☆41Mar 19, 2024Updated 2 years ago
- RV64GC Linux Capable RISC-V Core☆55Oct 20, 2025Updated 5 months ago
- Stuff i found out abt Tweaking Windows. May include fixes for ur problems☆13Jun 3, 2022Updated 3 years ago
- PCB template ESP32 S3 with circuit schematic and KiCad project files☆17Nov 30, 2023Updated 2 years ago
- ☆43Mar 10, 2025Updated last year
- ☆70Feb 2, 2026Updated last month
- Architecting and Building High Speed SoCs, published by Packt☆29Jan 18, 2023Updated 3 years ago