RTL-Repo: A Benchmark for Evaluating LLMs on Large-Scale RTL Design Projects - IEEE LAD'24
☆33Jun 5, 2024Updated 2 years ago
Alternatives and similar repositories for RTL-Repo
Users that are interested in RTL-Repo are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A collection of hardware Trojans (HTs) automatically generated by Large Language Models (GPT-4, Gemini-1.5-pro, and LLaMA3) targeting SRA…☆12Oct 8, 2025Updated 9 months ago
- This is the Github Repo for the paper: VeriReason: Reinforcement Learning with Testbench Feedback for Reasoning-Enhanced Verilog Generati…☆29Sep 25, 2025Updated 10 months ago
- Generative Benchmark for LLM-Aided Hardware Design☆30Jun 4, 2025Updated last year
- An open-source benchmark for generating design RTL with natural language☆210Nov 8, 2024Updated last year
- Verilog evaluation benchmark for large language model☆454Jul 14, 2025Updated last year
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- OriGen: Enhancing RTL Code Generation with Code-to-Code Augmentation and Self-Reflection(ICCAD 2024)☆32Oct 20, 2024Updated last year
- Code for paper 'ReChisel: Effective Automatic Chisel Code Generation by LLM with Reflection'☆15Jul 4, 2025Updated last year
- ☆49May 18, 2024Updated 2 years ago
- ☆19Oct 17, 2024Updated last year
- Project Status: Discontinued, New repository: spec2rtl-plugin☆30Feb 1, 2026Updated 5 months ago
- A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.☆310Feb 9, 2025Updated last year
- ☆56Jan 6, 2026Updated 6 months ago
- [DATE 2025] haven: hallucination-mitigated llm for verilog code generation aligned with hdl engineers☆43Jul 9, 2025Updated last year
- ☆57Jul 13, 2026Updated last week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- This repository contains 4000 vulnerable hardware designs. Currently this is in Jsonl format for directly using it for fine-tuning LLMs. …☆24Mar 25, 2025Updated last year
- ☆208Oct 17, 2024Updated last year
- Arm Cortex-M0 based Customizable SoC for IoT Applications☆16Nov 4, 2020Updated 5 years ago
- ☆17Apr 27, 2026Updated 2 months ago
- ICCD'24 paper: "AutoVCoder: A systematic framework for automated verilog code generation"☆25Dec 17, 2024Updated last year
- ☆17Aug 8, 2025Updated 11 months ago
- ☆194Jun 8, 2026Updated last month
- ☆63Sep 4, 2025Updated 10 months ago
- The official implementation of DeepRTL: Bridging Verilog Understanding and Generation with a Unified Representation Model (ICLR 2025)☆18Dec 18, 2025Updated 7 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Natural language is not enough: Benchmarking multi-modal generative AI for Verilog generation (ICCAD 2024)☆40Jun 17, 2025Updated last year
- Python utility to convert PyTorch model weights from '.bin' to '.safetensors' format.☆18Sep 19, 2025Updated 10 months ago
- Research project from UCI's AICPS lab: using GNNs to enable hardware security and prevent hardware trojans☆10Mar 31, 2021Updated 5 years ago
- Natural Language Exploration of Hardware Designs and Libraries (ICLAD'25) -- Best Paper Award☆17Jul 14, 2025Updated last year
- The first large scale formally verified reasoning dataset for Verilog☆22May 16, 2025Updated last year
- ☆30Jan 30, 2025Updated last year
- TuRTLe: A Unified Evaluation of LLMs for RTL Generation 🐢 (MLCAD 2025, ACM TODAES 2026)☆45Updated this week
- Mini RISC-V CPU☆11Dec 26, 2019Updated 6 years ago
- [NeurIPS 2023] CircuitFormer: Circuit as Set of Points☆38Nov 22, 2023Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Universal Asynchronous Receiver/Transmitter (UART) with FIFOs Soft IP☆15Feb 18, 2025Updated last year
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆64Oct 28, 2024Updated last year
- Digital Standard Cells based SAR ADC☆15Aug 5, 2021Updated 4 years ago
- submission repository for efabless mpw6 shuttle☆31Jan 10, 2024Updated 2 years ago
- A 16-bit RISC-V Inspired ISA☆33Jul 13, 2026Updated last week
- This is the Github Repo for the paper: MCP4EDA: LLM-Powered Model Context Protocol RTL-to-GDSII Automation with Backend Aware Synthesis O…☆96Jul 29, 2025Updated 11 months ago
- ☆43Apr 11, 2025Updated last year