Alternatives and similar repositories for RTL-Repo

Users that are interested in RTL-Repo are comparing it to the libraries listed below

• hkust-zhiyao / RTLLM
  An open-source benchmark for generating design RTL with natural language
  ☆112Updated 7 months ago
• hkust-zhiyao / AssertLLM
  Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs
  ☆31Updated 8 months ago
• aichipdesign / chipgptv
  Natural language is not enough: Benchmarking multi-modal generative AI for Verilog generation (ICCAD 2024)
  ☆23Updated last week
• aichipdesign / chipgptft
  Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)
  ☆42Updated 6 months ago
• hkust-zhiyao / MasterRTL
  MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design
  ☆50Updated 3 weeks ago
• IPRC-DIP / CodeV
  ☆43Updated 3 weeks ago
• ekiwi / rtl-repair
  Fast Symbolic Repair of Hardware Design Code
  ☆24Updated 5 months ago
• shailja-thakur / VGen
  ☆155Updated 8 months ago
• shailja-thakur / AutoChip
  ☆28Updated 3 months ago
• hello-eternity / Cyberrio
  ☆39Updated 2 years ago
• AutoBench / AutoBench
  ☆24Updated 2 months ago
• NVlabs / INSTA
  ☆59Updated last week
• hkust-zhiyao / CircuitFusion
  CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)
  ☆17Updated 2 months ago
• JBlocklove / LLMs-for-EDA-Tutorial
  ☆52Updated 3 weeks ago
• hkust-zhiyao / RTL-Coder
  A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.
  ☆205Updated 4 months ago
• magicYang1573 / llm-hardware-test-generation
  ☆31Updated 11 months ago
• UIUC-ChenLab / Chrysalis-HLS
  ☆14Updated 9 months ago
• spcl / rapidchiplet
  A toolchain for rapid design space exploration of chiplet architectures
  ☆52Updated last month
• mrc-donato / CHIPKIT-Tutorial
  ☆15Updated 4 years ago
• upscale-project / aqed-dac2020-results
  Source files to reproduce the results shown for A-QED at DAC 2020
  ☆8Updated 4 years ago
• ehw-fit / ariths-gen
  Generator of arithmetic circuits (multipliers, adders) and approximate circuits
  ☆35Updated 4 months ago
• ReuelReuben / vsdSRAM
  SRAM
  ☆22Updated 4 years ago
• AutoBench / CorrectBench
  ☆22Updated 2 months ago
• RIOSLaboratory / OpenRPDK28
  Open source process design kit for 28nm open process
  ☆59Updated last year
• PrincetonUniversity / AutoSVA
  AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…
  ☆83Updated last year
• HKUSTGZ-MICS-LYU / FlattenRTL
  This is a python repo for flattening Verilog
  ☆18Updated last month
• pku-dasys / cocoon
  An infrastructure for integrated EDA
  ☆41Updated last year
• Yu-Maryland / Verilog-to-PyG
  ☆25Updated last year
• stable-lab / MAGE
  MAGE: A Multi-Agent Engine for Automated RTL Code Generation
  ☆46Updated 2 months ago
• wincle626 / HLS_Legup
  ☆27Updated 7 years ago