Alternatives and similar repositories for RTL-Repo

Users that are interested in RTL-Repo are comparing it to the libraries listed below

• aichipdesign / chipgptv
  Natural language is not enough: Benchmarking multi-modal generative AI for Verilog generation (ICCAD 2024)
  ☆23Updated 10 months ago
• hkust-zhiyao / AssertLLM
  Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs
  ☆30Updated 7 months ago
• hkust-zhiyao / RTLLM
  An open-source benchmark for generating design RTL with natural language
  ☆111Updated 6 months ago
• ekiwi / rtl-repair
  Fast Symbolic Repair of Hardware Design Code
  ☆23Updated 4 months ago
• IPRC-DIP / CodeV
  ☆27Updated this week
• aichipdesign / chipgptft
  Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)
  ☆41Updated 5 months ago
• shailja-thakur / AutoChip
  ☆27Updated 2 months ago
• AutoBench / AutoBench
  ☆25Updated last month
• hkust-zhiyao / MasterRTL
  MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design
  ☆48Updated last week
• magicYang1573 / llm-hardware-test-generation
  ☆30Updated 11 months ago
• JBlocklove / LLMs-for-EDA-Tutorial
  ☆52Updated last week
• AutoBench / CorrectBench
  ☆21Updated 2 months ago
• stable-lab / MAGE
  MAGE: A Multi-Agent Engine for Automated RTL Code Generation
  ☆45Updated last month
• RIOSLaboratory / OpenRPDK28
  Open source process design kit for 28nm open process
  ☆57Updated last year
• hkust-zhiyao / CircuitFusion
  CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)
  ☆13Updated last month
• RIOSLaboratory / OpenXRAM
  sram/rram/mram.. compiler
  ☆35Updated last year
• hkust-zhiyao / RTL-Coder
  A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.
  ☆200Updated 3 months ago
• hkust-zhiyao / RTL-Timer
  Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization
  ☆27Updated last week
• pku-dasys / cocoon
  An infrastructure for integrated EDA
  ☆41Updated last year
• UIUC-ChenLab / Chrysalis-HLS
  ☆14Updated 9 months ago
• hello-eternity / Cyberrio
  ☆39Updated 2 years ago
• ehw-fit / ariths-gen
  Generator of arithmetic circuits (multipliers, adders) and approximate circuits
  ☆34Updated 4 months ago
• masc-ucsc / hdlagent
  LLM Agent for Hardware Description Language
  ☆20Updated this week
• ispras / hdl-benchmarks
  Collection of digital hardware modules & projects (benchmarks)
  ☆59Updated last month
• pulp-platform / ELAU
  ☆18Updated 11 months ago
• wincle626 / HLS_Legup
  ☆27Updated 7 years ago
• hkust-zhiyao / SpecLLM
  SpecLLM: Exploring Generation and Review of VLSI Design Specification with Large Language Model
  ☆13Updated last year
• shailja-thakur / VGen
  ☆153Updated 7 months ago
• spcl / rapidchiplet
  A toolchain for rapid design space exploration of chiplet architectures
  ☆50Updated last month
• NVlabs / VerilogCoder
  ☆36Updated 2 months ago