Alternatives and similar repositories for RTL-Repo

Users that are interested in RTL-Repo are comparing it to the libraries listed below

• hkust-zhiyao / RTLLM
  An open-source benchmark for generating design RTL with natural language
  ☆130Updated 9 months ago
• hkust-zhiyao / RTL-Coder
  A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.
  ☆223Updated 6 months ago
• shailja-thakur / VGen
  ☆179Updated 10 months ago
• stable-lab / MAGE
  MAGE: A Multi-Agent Engine for Automated RTL Code Generation
  ☆59Updated 4 months ago
• aichipdesign / chipgptft
  Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)
  ☆47Updated 8 months ago
• hkust-zhiyao / MasterRTL
  MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design
  ☆51Updated 3 months ago
• AutoBench / AutoBench
  ☆26Updated 4 months ago
• hkust-zhiyao / CircuitFusion
  CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)
  ☆23Updated 4 months ago
• IPRC-DIP / CodeV
  ☆47Updated 3 months ago
• shailja-thakur / AutoChip
  ☆32Updated 5 months ago
• Thinklab-SJTU / Awesome-LLM4EDA
  ☆226Updated last year
• UIUC-ChenLab / Chrysalis-HLS
  ☆14Updated last year
• NVlabs / verilog-eval
  Verilog evaluation benchmark for large language model
  ☆311Updated last month
• NVlabs / VerilogCoder
  ☆57Updated 5 months ago
• magicYang1573 / llm-hardware-test-generation
  ☆32Updated last year
• NellyW8 / MCP4EDA
  This is the Github Repo for the paper: MCP4EDA: LLM-Powered Model Context Protocol RTL-to-GDSII Automation with Backend Aware Synthesis O…
  ☆20Updated last month
• GATECH-EIC / mg-verilog
  ☆47Updated 10 months ago
• hkust-zhiyao / AssertLLM
  Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs
  ☆38Updated 10 months ago
• HKUSTGZ-MICS-LYU / FlattenRTL
  This is a python repo for flattening Verilog
  ☆19Updated 3 months ago
• OpenROAD-Assistant / EDA-Corpus
  Datasets for EDA LLM research
  ☆33Updated 7 months ago
• ekiwi / rtl-repair
  Fast Symbolic Repair of Hardware Design Code
  ☆25Updated 7 months ago
• Picrew / EDA_LLM
  Papers on LLM4EDA from 2023 and 2024
  ☆40Updated last year
• yaoxufeng / RTLRewriter-Bench
  ☆36Updated last year
• aichipdesign / chipgptv
  Natural language is not enough: Benchmarking multi-modal generative AI for Verilog generation (ICCAD 2024)
  ☆27Updated 2 months ago
• JBlocklove / LLMs-for-EDA-Tutorial
  ☆53Updated 3 months ago
• DfX-NYUAD / LLM4IC
  LLMs and the Future of Chip Design: Unveiling Security Risks and Building Trust
  ☆29Updated last year
• NYU-MLDA / OpenABC
  OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…
  ☆130Updated last month
• hello-eternity / Cyberrio
  ☆39Updated 2 years ago
• zshi0616 / python-deepgate
  ☆23Updated last year
• zslwyuan / AutoCellLibX
  AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining
  ☆16Updated 2 years ago