AUCOHL / RTL-RepoLinks
RTL-Repo: A Benchmark for Evaluating LLMs on Large-Scale RTL Design Projects - IEEE LAD'24
☆27Updated last year
Alternatives and similar repositories for RTL-Repo
Users that are interested in RTL-Repo are comparing it to the libraries listed below
Sorting:
- An open-source benchmark for generating design RTL with natural language☆150Updated last year
- A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.☆240Updated 10 months ago
- ☆53Updated 3 months ago
- ☆33Updated 8 months ago
- ☆193Updated last year
- MAGE: A Multi-Agent Engine for Automated RTL Code Generation☆75Updated 8 months ago
- Generative Benchmark for LLM-Aided Hardware Design☆23Updated 6 months ago
- This is the Github Repo for the paper: MCP4EDA: LLM-Powered Model Context Protocol RTL-to-GDSII Automation with Backend Aware Synthesis O…☆49Updated 4 months ago
- Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)☆53Updated 11 months ago
- Verilog evaluation benchmark for large language model☆346Updated 4 months ago
- TuRTLe: A Unified Evaluation of LLMs for RTL Generation 🐢 (MLCAD 2025)☆34Updated last week
- ☆15Updated last year
- Natural language is not enough: Benchmarking multi-modal generative AI for Verilog generation (ICCAD 2024)☆30Updated 5 months ago
- ☆39Updated 9 months ago
- ☆31Updated 8 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆59Updated 6 months ago
- ☆257Updated last year
- ☆33Updated last year
- Fast Symbolic Repair of Hardware Design Code☆30Updated 10 months ago
- This is a python repo for flattening Verilog☆20Updated 6 months ago
- ☆54Updated 6 months ago
- ☆41Updated last year
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆44Updated last year
- ☆82Updated 9 months ago
- Fix syntax errors of LLM-generated RTL☆39Updated last year
- LLMs and the Future of Chip Design: Unveiling Security Risks and Building Trust☆33Updated last year
- [DATE 2025] haven: hallucination-mitigated llm for verilog code generation aligned with hdl engineers☆31Updated 5 months ago
- Papers on LLM4EDA from 2023 and 2024☆45Updated last year
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆28Updated 7 months ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆95Updated last year