AUCOHL / RTL-RepoLinks
RTL-Repo: A Benchmark for Evaluating LLMs on Large-Scale RTL Design Projects - IEEE LAD'24
☆14Updated last year
Alternatives and similar repositories for RTL-Repo
Users that are interested in RTL-Repo are comparing it to the libraries listed below
Sorting:
- ☆30Updated 4 months ago
- Natural language is not enough: Benchmarking multi-modal generative AI for Verilog generation (ICCAD 2024)☆24Updated last month
- LLM Agent for Hardware Description Language☆20Updated last month
- ☆44Updated last month
- An open-source benchmark for generating design RTL with natural language☆121Updated 8 months ago
- Fast Symbolic Repair of Hardware Design Code☆25Updated 5 months ago
- Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)☆43Updated 7 months ago
- ☆39Updated 2 years ago
- A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.☆210Updated 5 months ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆35Updated 8 months ago
- MAGE: A Multi-Agent Engine for Automated RTL Code Generation☆52Updated 3 months ago
- sram/rram/mram.. compiler☆37Updated last year
- An infrastructure for integrated EDA☆41Updated last year
- ☆31Updated last year
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆52Updated last month
- ☆171Updated 9 months ago
- LibreSilicon's Standard Cell Library Generator☆20Updated last year
- ☆19Updated last year
- Open source RTL simulation acceleration on commodity hardware☆28Updated 2 years ago
- Open source process design kit for 28nm open process☆59Updated last year
- Source files to reproduce the results shown for A-QED at DAC 2020☆8Updated 4 years ago
- ☆15Updated 4 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆85Updated last year
- ☆14Updated 10 months ago
- DUTH RISC-V Microprocessor☆20Updated 7 months ago
- ☆44Updated 5 years ago
- SRAM☆22Updated 4 years ago
- ☆52Updated last month
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆37Updated 3 weeks ago
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆35Updated 5 months ago