Alternatives and similar repositories for RTL-Repo

Users that are interested in RTL-Repo are comparing it to the libraries listed below

• hkust-zhiyao / AssertLLM
  Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs
  ☆29Updated 6 months ago
• aichipdesign / chipgptv
  Natural language is not enough: Benchmarking multi-modal generative AI for Verilog generation (ICCAD 2024)
  ☆23Updated 10 months ago
• ekiwi / rtl-repair
  Fast Symbolic Repair of Hardware Design Code
  ☆22Updated 3 months ago
• shailja-thakur / AutoChip
  ☆27Updated 2 months ago
• aichipdesign / chipgptft
  Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)
  ☆40Updated 5 months ago
• IPRC-DIP / CodeV
  ☆25Updated 3 weeks ago
• hkust-zhiyao / RTLLM
  An open-source benchmark for generating design RTL with natural language
  ☆106Updated 6 months ago
• hkust-zhiyao / MasterRTL
  MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design
  ☆48Updated 7 months ago
• ReuelReuben / vsdSRAM
  SRAM
  ☆22Updated 4 years ago
• PrincetonUniversity / AutoSVA
  AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…
  ☆83Updated last year
• hello-eternity / Cyberrio
  ☆39Updated last year
• upscale-project / aqed-dac2020-results
  Source files to reproduce the results shown for A-QED at DAC 2020
  ☆9Updated 4 years ago
• hkust-zhiyao / CircuitFusion
  CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)
  ☆12Updated last month
• RIOSLaboratory / OpenRPDK28
  Open source process design kit for 28nm open process
  ☆55Updated last year
• aolofsson / POSH
  ☆44Updated 5 years ago
• rahulk29 / sram22
  A configurable SRAM generator
  ☆48Updated 4 months ago
• JBlocklove / LLMs-for-EDA-Tutorial
  ☆52Updated 7 months ago
• magicYang1573 / llm-hardware-test-generation
  ☆29Updated 10 months ago
• pku-dasys / cocoon
  An infrastructure for integrated EDA
  ☆40Updated last year
• shailja-thakur / VGen
  ☆149Updated 7 months ago
• rahulk29 / sram22_sky130_macros
  SKY130 SRAM macros generated by SRAM 22
  ☆16Updated last month
• pulp-platform / ELAU
  ☆18Updated 10 months ago
• ehw-fit / ariths-gen
  Generator of arithmetic circuits (multipliers, adders) and approximate circuits
  ☆33Updated 3 months ago
• AutoBench / AutoBench
  ☆24Updated last month
• hkust-zhiyao / RTL-Coder
  A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.
  ☆191Updated 3 months ago
• AutoBench / CorrectBench
  ☆20Updated last month
• masc-ucsc / hdlagent
  LLM Agent for Hardware Description Language
  ☆20Updated 2 months ago
• ispras / hdl-benchmarks
  Collection of digital hardware modules & projects (benchmarks)
  ☆58Updated last week
• HKUSTGZ-MICS-LYU / FlattenRTL
  This is a python repo for flattening Verilog
  ☆16Updated this week
• openformal / sva_basics
  This repository is compilation of basics of System Verilog Assertions in context of formal verification
  ☆20Updated 6 years ago