RTL-Repo: A Benchmark for Evaluating LLMs on Large-Scale RTL Design Projects - IEEE LAD'24
☆33Jun 5, 2024Updated last year
Alternatives and similar repositories for RTL-Repo
Users that are interested in RTL-Repo are comparing it to the libraries listed below
Sorting:
- Arm Cortex-M0 based Customizable SoC for IoT Applications☆16Nov 4, 2020Updated 5 years ago
- Generative Benchmark for LLM-Aided Hardware Design☆27Jun 4, 2025Updated 9 months ago
- ☆54Sep 4, 2025Updated 6 months ago
- An open-source benchmark for generating design RTL with natural language☆162Nov 8, 2024Updated last year
- Fast Symbolic Repair of Hardware Design Code☆33Jan 20, 2025Updated last year
- Verilog evaluation benchmark for large language model☆378Jul 14, 2025Updated 7 months ago
- This is the Github Repo for the paper: MCP4EDA: LLM-Powered Model Context Protocol RTL-to-GDSII Automation with Backend Aware Synthesis O…☆64Jul 29, 2025Updated 7 months ago
- submission repository for efabless mpw6 shuttle☆31Jan 10, 2024Updated 2 years ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆39Dec 4, 2020Updated 5 years ago
- ☆44May 18, 2024Updated last year
- ☆40Jun 3, 2023Updated 2 years ago
- A 16-bit RISC-V Inspired ISA☆23Jul 19, 2025Updated 7 months ago
- mojito☆12May 1, 2018Updated 7 years ago
- ☆201Oct 17, 2024Updated last year
- Open SoC Debug Hardware Reference Implementation☆16Jul 15, 2019Updated 6 years ago
- Open Source Detailed Placement engine☆12Feb 19, 2020Updated 6 years ago
- Converting systemverilog to verilog.☆10Feb 15, 2018Updated 8 years ago
- The official repository for the paper entitled "Time Travel in LLMs: Tracing Data Contamination in Large Language Models."☆12Jun 11, 2024Updated last year
- A single-script repo for a script to turn a calibre layer file to a KLayout .lyp file☆13Sep 3, 2018Updated 7 years ago
- RISC-V CPU in SystemVerilog & Custom Migen-based SoC Generator☆10Dec 29, 2021Updated 4 years ago
- This is the Google/EFabless/Skywater Caravel submission of an Analog Spiking Neuron Circuit. The submission also includes a SONOS transis…☆12Apr 21, 2023Updated 2 years ago
- 基于《操作系统真象还原》实现的64位（AMD64/x86_64）操作系统☆11Nov 11, 2024Updated last year
- I2S Digital Audio Components☆13May 27, 2014Updated 11 years ago
- 32-bit RISC-V microcontroller☆12Sep 11, 2021Updated 4 years ago
- Governance-related CHIPS Alliance documents, guides etc.☆10Feb 20, 2023Updated 3 years ago
- OpenROAD Agent. This repository contain the model to train and testing the model using EDA Corpus dataset.☆21Jul 24, 2025Updated 7 months ago
- Misc documentation and specifications☆14Feb 26, 2022Updated 4 years ago
- DeepGate3 for ICCAD2024☆13May 26, 2025Updated 9 months ago
- EMOKINE: A Kinematic Dataset and Computational Framework for scaling up the Creation of Highly Controlled Emotional Full-Body Movement Da…☆14Feb 12, 2024Updated 2 years ago
- Testing Ibex build using Yosys and open source toolchains.☆11Oct 2, 2021Updated 4 years ago
- Papers on LLM4EDA from 2023 and 2024☆46Jul 6, 2024Updated last year
- MCCI's open-source hardware designs for Catena projects.☆13Apr 26, 2023Updated 2 years ago
- Vivado HLS study notes, courses, documents.☆12Dec 7, 2019Updated 6 years ago
- Mini RISC-V SOC☆12Nov 13, 2015Updated 10 years ago
- Octave-Scilab co-simulation toolbox☆15Dec 10, 2015Updated 10 years ago
- ☆14Aug 1, 2024Updated last year
- A port of the DesignStart Cortex-M0 system to the Diligentinc Arty board☆12Sep 7, 2018Updated 7 years ago
- An SRAM IP Uniquely designed with open source tools. Static RAM is a type of random-access memory that uses latching circuitry (flip-flop…☆14Jul 22, 2020Updated 5 years ago
- Modular, opensource, high performance G-code interpreter and CNC controller written in Object-Oriented C++☆12Jun 2, 2021Updated 4 years ago