Alternatives and similar repositories for RTL-Repo

Users that are interested in RTL-Repo are comparing it to the libraries listed below

• hkust-zhiyao / RTLLM
  An open-source benchmark for generating design RTL with natural language
  ☆152Updated last year
• hkust-zhiyao / RTL-Coder
  A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.
  ☆243Updated 10 months ago
• NellyW8 / MCP4EDA
  This is the Github Repo for the paper: MCP4EDA: LLM-Powered Model Context Protocol RTL-to-GDSII Automation with Backend Aware Synthesis O…
  ☆50Updated 5 months ago
• shailja-thakur / VGen
  ☆193Updated last year
• aichipdesign / chipgptft
  Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)
  ☆55Updated last year
• stable-lab / MAGE
  MAGE: A Multi-Agent Engine for Automated RTL Code Generation
  ☆79Updated 8 months ago
• NVlabs / verilog-eval
  Verilog evaluation benchmark for large language model
  ☆359Updated 5 months ago
• shailja-thakur / AutoChip
  ☆40Updated 9 months ago
• NVlabs / VerilogCoder
  ☆91Updated 9 months ago
• Thinklab-SJTU / Awesome-LLM4EDA
  ☆258Updated last year
• AutoBench / AutoBench
  ☆33Updated 8 months ago
• ChatDesignVerification / GenBen
  Generative Benchmark for LLM-Aided Hardware Design
  ☆25Updated 6 months ago
• aichipdesign / chipgptv
  Natural language is not enough: Benchmarking multi-modal generative AI for Verilog generation (ICCAD 2024)
  ☆31Updated 6 months ago
• IPRC-DIP / CodeV
  ☆53Updated 3 months ago
• magicYang1573 / llm-hardware-test-generation
  ☆33Updated last year
• hkust-zhiyao / MasterRTL
  MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design
  ☆60Updated 7 months ago
• Picrew / EDA_LLM
  Papers on LLM4EDA from 2023 and 2024
  ☆46Updated last year
• UIUC-ChenLab / Chrysalis-HLS
  ☆15Updated last year
• DfX-NYUAD / LLM4IC
  LLMs and the Future of Chip Design: Unveiling Security Risks and Building Trust
  ☆35Updated last year
• yaoxufeng / RTLRewriter-Bench
  ☆43Updated last year
• NellyW8 / VeriReason
  This is the Github Repo for the paper: VeriReason: Reinforcement Learning with Testbench Feedback for Reasoning-Enhanced Verilog Generati…
  ☆17Updated 3 months ago
• hello-eternity / Cyberrio
  ☆39Updated 2 years ago
• AutoBench / CorrectBench
  ☆32Updated last week
• IPRC-DIP / RealBench
  ☆25Updated 4 months ago
• laiyao1 / AnalogCoder
  ☆109Updated last week
• PeterLau61 / DeepRTL
  The official implementation of DeepRTL: Bridging Verilog Understanding and Generation with a Unified Representation Model (ICLR 2025)
  ☆16Updated 2 weeks ago
• HPAI-BSC / TuRTLe
  TuRTLe: A Unified Evaluation of LLMs for RTL Generation 🐢 (MLCAD 2025)
  ☆37Updated 3 weeks ago
• JBlocklove / LLMs-for-EDA-Tutorial
  ☆55Updated 7 months ago
• GATECH-EIC / mg-verilog
  ☆52Updated last year
• ACADLab / SPICEPilot
  This repository hosts the information of SPICEPilot: a training free LLM data-augmentation, new bench marking and future road-map.
  ☆23Updated 7 months ago