AUCOHL / RTL-RepoLinks
RTL-Repo: A Benchmark for Evaluating LLMs on Large-Scale RTL Design Projects - IEEE LAD'24
☆15Updated last year
Alternatives and similar repositories for RTL-Repo
Users that are interested in RTL-Repo are comparing it to the libraries listed below
Sorting:
- An open-source benchmark for generating design RTL with natural language☆127Updated 9 months ago
- ☆179Updated 9 months ago
- MAGE: A Multi-Agent Engine for Automated RTL Code Generation☆53Updated 4 months ago
- A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.☆218Updated 6 months ago
- Verilog evaluation benchmark for large language model☆303Updated last month
- Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)☆45Updated 7 months ago
- ☆47Updated 2 months ago
- ☆51Updated 5 months ago
- ☆25Updated 4 months ago
- ☆14Updated 11 months ago
- ☆222Updated last year
- ☆32Updated last year
- ☆32Updated 5 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆51Updated 2 months ago
- LLMs and the Future of Chip Design: Unveiling Security Risks and Building Trust☆27Updated last year
- ☆47Updated 10 months ago
- Fix syntax errors of LLM-generated RTL☆36Updated last year
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆22Updated 4 months ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆36Updated 9 months ago
- Natural language is not enough: Benchmarking multi-modal generative AI for Verilog generation (ICCAD 2024)☆25Updated last month
- ☆53Updated 2 months ago
- Papers on LLM4EDA from 2023 and 2024☆40Updated last year
- Fast Symbolic Repair of Hardware Design Code☆25Updated 6 months ago
- Generative Benchmark for LLM-Aided Hardware Design☆23Updated 2 months ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆87Updated last year
- This is a python repo for flattening Verilog☆18Updated 3 months ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆131Updated 3 weeks ago
- The official implementation of DeepRTL: Bridging Verilog Understanding and Generation with a Unified Representation Model (ICLR 2025)☆16Updated 5 months ago
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆43Updated 2 months ago
- ☆44Updated 11 months ago