RTL-Repo: A Benchmark for Evaluating LLMs on Large-Scale RTL Design Projects - IEEE LAD'24
☆33Jun 5, 2024Updated last year
Alternatives and similar repositories for RTL-Repo
Users that are interested in RTL-Repo are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Arm Cortex-M0 based Customizable SoC for IoT Applications☆16Nov 4, 2020Updated 5 years ago
- Fast Symbolic Repair of Hardware Design Code☆35Jan 20, 2025Updated last year
- ☆57Sep 4, 2025Updated 7 months ago
- Misc documentation and specifications☆14Feb 26, 2022Updated 4 years ago
- Research project from UCI's AICPS lab: using GNNs to enable hardware security and prevent hardware trojans☆10Mar 31, 2021Updated 5 years ago
- Deploy open-source AI quickly and easily - Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Generative Benchmark for LLM-Aided Hardware Design☆29Jun 4, 2025Updated 10 months ago
- An open-source benchmark for generating design RTL with natural language☆183Nov 8, 2024Updated last year
- Verilog evaluation benchmark for large language model☆406Jul 14, 2025Updated 9 months ago
- Universal Asynchronous Receiver/Transmitter (UART) with FIFOs Soft IP☆15Feb 18, 2025Updated last year
- Papers on LLM4EDA from 2023 and 2024☆48Jul 6, 2024Updated last year
- Digital Standard Cells based SAR ADC☆15Aug 5, 2021Updated 4 years ago
- submission repository for efabless mpw6 shuttle☆31Jan 10, 2024Updated 2 years ago
- A 16-bit RISC-V Inspired ISA☆23Jul 19, 2025Updated 8 months ago
- ☆16Jun 22, 2023Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- A Direct Memory Access Controller (DMAC) with AHB-lite bus interface☆17Oct 6, 2024Updated last year
- ☆18Oct 17, 2024Updated last year
- A SystemVerilog Assertion dataset to improve hardware verification with LLMs.☆24Jun 9, 2025Updated 10 months ago
- DeepGate3 for ICCAD2024☆14May 26, 2025Updated 10 months ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆40Dec 4, 2020Updated 5 years ago
- ☆145Mar 11, 2026Updated last month
- Code repository for Coppelia tool☆24Nov 12, 2020Updated 5 years ago
- ☆205Oct 17, 2024Updated last year
- This repository collects recent NAS based methods and provide a summary (Paper and Code) by year and task. We hope this repo can help yo…☆14Oct 6, 2022Updated 3 years ago
- Deploy open-source AI quickly and easily - Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- ☆20Mar 9, 2023Updated 3 years ago
- ☆45May 18, 2024Updated last year
- ICCD'24 paper: "AutoVCoder: A systematic framework for automated verilog code generation"☆23Dec 17, 2024Updated last year
- This repository provides code for the paper "Forward Learning of Graph Neural Networks" (ICLR 2024).☆22Apr 18, 2024Updated last year
- The official repository for the paper entitled "Time Travel in LLMs: Tracing Data Contamination in Large Language Models."☆13Jun 11, 2024Updated last year
- [AAAI 2026 Oral] Automatic Multi-agent Communication Topology Design☆39Jan 30, 2026Updated 2 months ago
- Fix syntax errors of LLM-generated RTL☆47May 23, 2024Updated last year
- MAGE: A Multi-Agent Engine for Automated RTL Code Generation☆99Apr 11, 2025Updated last year
- A Rocket-based RISC-V superscalar in-order core☆38Mar 11, 2026Updated last month
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Prefix tree adder space exploration library☆55Jan 27, 2026Updated 2 months ago
- Source code for CIKM 2021 paper “Topic-aware Heterogeneous Graph Neural Network for Link Prediction”☆18Mar 28, 2022Updated 4 years ago
- 7 track standard cells for GF180MCU provided by GlobalFoundries.☆28Dec 1, 2022Updated 3 years ago
- 基于《操作系统真象还原》实现的64位（AMD64/x86_64）操作系统☆11Nov 11, 2024Updated last year
- nscscc2018☆27Oct 11, 2018Updated 7 years ago
- 使用verilog实现流水线 FFT☆15Jul 1, 2024Updated last year
- ☆40Jun 3, 2023Updated 2 years ago