Automated Repair of Verilog Hardware Descriptions
☆38Jan 16, 2025Updated last year
Alternatives and similar repositories for verilog_repair
Users that are interested in verilog_repair are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Fast Symbolic Repair of Hardware Design Code☆36Jan 20, 2025Updated last year
- ☆13Jun 12, 2024Updated last year
- ☆18Nov 19, 2023Updated 2 years ago
- ☆13Feb 6, 2021Updated 5 years ago
- Hack@DAC 2021☆18Jul 24, 2024Updated last year
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- ☆18Jul 11, 2021Updated 4 years ago
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- ☆11Mar 8, 2021Updated 5 years ago
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆61Oct 28, 2024Updated last year
- ☆20Jun 12, 2024Updated last year
- Fuzz everything! Now let's fuzz chip!☆41Apr 17, 2026Updated 3 weeks ago
- A Modular Open-Source Hardware Fuzzing Framework☆37Dec 14, 2021Updated 4 years ago
- Using GNN and DQN to find a baetter branching heuristic for a CDCL Solver☆54Oct 20, 2020Updated 5 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- This is a repo to store circuit design datasets☆19Jan 17, 2024Updated 2 years ago
- Fix syntax errors of LLM-generated RTL☆49May 23, 2024Updated last year
- ☆26Apr 9, 2026Updated last month
- ☆25Mar 1, 2023Updated 3 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆101Mar 29, 2024Updated 2 years ago
- ☆15Sep 14, 2020Updated 5 years ago
- Research project from UCI's AICPS lab: using GNNs to enable hardware security and prevent hardware trojans☆10Mar 31, 2021Updated 5 years ago
- ☆15May 2, 2026Updated last week
- ☆20Oct 27, 2022Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core☆11May 24, 2019Updated 6 years ago
- A tool of collecting patch-related commits and parsing patches.☆13Dec 2, 2018Updated 7 years ago
- A SystemVerilog Assertion dataset to improve hardware verification with LLMs.☆26Jun 9, 2025Updated 10 months ago
- Collection for submission (Hardware Model Checking Benchmark)☆13Nov 9, 2025Updated 5 months ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆106Updated this week
- A fault-injection framework using Chisel and FIRRTL☆36Sep 17, 2025Updated 7 months ago
- Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification☆20Sep 4, 2025Updated 8 months ago
- ☆17May 24, 2023Updated 2 years ago
- QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification☆16Nov 8, 2016Updated 9 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Papers on LLM4EDA from 2023 and 2024☆48Jul 6, 2024Updated last year
- ☆18Nov 9, 2022Updated 3 years ago
- Generative Benchmark for LLM-Aided Hardware Design☆29Jun 4, 2025Updated 11 months ago
- ☆51Mar 10, 2025Updated last year
- ☆23Mar 12, 2026Updated last month
- ☆18Jul 12, 2024Updated last year
- ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.☆17Dec 1, 2018Updated 7 years ago