Automated Repair of Verilog Hardware Descriptions
☆39Jan 16, 2025Updated last year
Alternatives and similar repositories for verilog_repair
Users that are interested in verilog_repair are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Fast Symbolic Repair of Hardware Design Code☆39Jan 20, 2025Updated last year
- ☆14Jun 12, 2024Updated 2 years ago
- ☆18Nov 19, 2023Updated 2 years ago
- ☆15Feb 6, 2021Updated 5 years ago
- ☆23Mar 12, 2026Updated 4 months ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- ☆15Dec 6, 2023Updated 2 years ago
- ☆18Jul 11, 2021Updated 5 years ago
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- ☆11Mar 8, 2021Updated 5 years ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆64Oct 28, 2024Updated last year
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- ☆21Jun 12, 2024Updated 2 years ago
- Hack@DAC 2021☆20Jul 24, 2024Updated 2 years ago
- Using GNN and DQN to find a baetter branching heuristic for a CDCL Solver☆54Oct 20, 2020Updated 5 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- This is a repo to store circuit design datasets☆19Jan 17, 2024Updated 2 years ago
- ☆26Mar 1, 2023Updated 3 years ago
- ☆27Apr 9, 2026Updated 3 months ago
- A Modular Open-Source Hardware Fuzzing Framework☆38Dec 14, 2021Updated 4 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆103Mar 29, 2024Updated 2 years ago
- A SystemVerilog Assertion dataset to improve hardware verification with LLMs.☆27Jun 9, 2025Updated last year
- ☆18Nov 9, 2022Updated 3 years ago
- Research project from UCI's AICPS lab: using GNNs to enable hardware security and prevent hardware trojans☆10Mar 31, 2021Updated 5 years ago
- ☆15Sep 14, 2020Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- SurgeFuzz: Surge-Aware Directed Fuzzing for CPU Designs (ICCAD 2023)☆23Dec 5, 2024Updated last year
- Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification☆20Jul 8, 2026Updated 3 weeks ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆112Updated this week
- A tool of collecting patch-related commits and parsing patches.☆13Dec 2, 2018Updated 7 years ago
- ☆30Jan 30, 2025Updated last year
- Collection for submission (Hardware Model Checking Benchmark)☆13Nov 9, 2025Updated 8 months ago
- ☆21Oct 27, 2022Updated 3 years ago
- work in progress, playing around with btor2 in rust☆15Updated this week
- A curated list of research and repositories on the novel technique of hardware fuzzing☆27Jun 4, 2026Updated last month
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Fix syntax errors of LLM-generated RTL☆57May 23, 2024Updated 2 years ago
- Generative Benchmark for LLM-Aided Hardware Design☆30Jun 4, 2025Updated last year
- A fault-injection framework using Chisel and FIRRTL☆39Sep 17, 2025Updated 10 months ago
- DRAT/DPR proof checker☆10Feb 12, 2022Updated 4 years ago
- A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core☆11May 24, 2019Updated 7 years ago
- Fuzz everything! Now let's fuzz chip!☆43Jun 5, 2026Updated last month
- QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification☆18Nov 8, 2016Updated 9 years ago