hammad-a / verilog_repair
Automated Repair of Verilog Hardware Descriptions
☆26Updated 7 months ago
Related projects ⓘ
Alternatives and complementary repositories for verilog_repair
- ☆12Updated last year
- ☆11Updated 5 months ago
- Fast Symbolic Repair of Hardware Design Code☆18Updated 6 months ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆20Updated 3 weeks ago
- Project Repo for the Simulator Independent Coverage Research☆16Updated last year
- ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.☆13Updated 5 years ago
- A high-performance implementation of the IC3/PDR algorithm in Rust.☆16Updated this week
- CoreIR Symbolic Analyzer☆61Updated 4 years ago
- rfuzz: coverage-directed fuzzing for RTL research platform☆98Updated 2 years ago
- ☆12Updated last year
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆22Updated 2 months ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆25Updated 4 months ago
- ☆14Updated 4 months ago
- SMTSampler: Efficient Stimulus Generation from Complex SMT Constraints☆24Updated 5 years ago
- A Formal Verification Framework for Chisel☆17Updated 7 months ago
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆37Updated last year
- ☆16Updated 5 months ago
- AIGER And-Inverter-Graph Library☆61Updated 5 months ago
- Methodology that leverages FPV to automatically discover covert channels in hardware that is time-shared between processes. AutoCC operat…☆14Updated 3 weeks ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆73Updated 7 months ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆44Updated last year
- The HW-CBMC and EBMC Model Checkers for Verilog☆61Updated this week
- ☆11Updated 3 years ago
- ☆12Updated 3 years ago
- ILA Model Database☆20Updated 4 years ago
- BTOR2 MLIR project☆16Updated 10 months ago
- ☆12Updated 2 years ago
- This is a python repo for flattening Verilog☆13Updated last month
- Integer Multiplier Generator for Verilog☆17Updated last year
- Recent papers related to hardware formal verification.☆60Updated last year