Automated Repair of Verilog Hardware Descriptions
☆40Jan 16, 2025Updated last year
Alternatives and similar repositories for verilog_repair
Users that are interested in verilog_repair are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆11Feb 26, 2025Updated last year
- Fast Symbolic Repair of Hardware Design Code☆40Jan 20, 2025Updated last year
- ☆18Nov 19, 2023Updated 2 years ago
- [ICCAD'26] Forbench: Symbolic Simulation Helps Make Your Testbench More Formal☆15Oct 31, 2026Updated last week
- ☆17Jun 12, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Research project from UCI's AICPS lab: using GNNs to enable hardware security and prevent hardware trojans☆10Mar 31, 2021Updated 5 years ago
- ☆15Feb 6, 2021Updated 5 years ago
- ☆23Mar 12, 2026Updated 7 months ago
- ☆15Dec 6, 2023Updated 2 years ago
- ☆27Apr 9, 2026Updated 6 months ago
- ☆18Jul 11, 2021Updated 5 years ago
- A SystemVerilog Assertion dataset to improve hardware verification with LLMs.☆31Jun 9, 2025Updated last year
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- ☆31Jan 30, 2025Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆11Mar 8, 2021Updated 5 years ago
- Generative Benchmark for LLM-Aided Hardware Design☆30Jun 4, 2025Updated last year
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆72Oct 28, 2024Updated 2 years ago
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 3 years ago
- Fix syntax errors of LLM-generated RTL☆60May 23, 2024Updated 2 years ago
- ☆21Jun 12, 2024Updated 2 years ago
- Certify Model Checking Witnesses in AIGER☆14Oct 16, 2026Updated 3 weeks ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆118Updated this week
- Using GNN and DQN to find a baetter branching heuristic for a CDCL Solver☆54Oct 20, 2020Updated 6 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- This repository contains 4000 vulnerable hardware designs. Currently this is in Jsonl format for directly using it for fine-tuning LLMs. …☆24Mar 25, 2025Updated last year
- Hack@DAC 2021☆21Jul 24, 2024Updated 2 years ago
- ☆10May 21, 2021Updated 5 years ago
- The source code to the Voss II Hardware Verification Suite☆58Oct 30, 2026Updated last week
- A Modular Open-Source Hardware Fuzzing Framework☆38Dec 14, 2021Updated 4 years ago
- Papers on LLM4EDA from 2023 and 2024☆49Jul 6, 2024Updated 2 years ago
- ☆26Mar 1, 2023Updated 3 years ago
- ☆11Oct 31, 2026Updated last week
- This is a repo to store circuit design datasets☆19Jan 17, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- LLM Evaluation Benchmark on Hardware Formal Verification☆46Apr 3, 2025Updated last year
- DeepIC3: Guiding IC3 Algorithms by Graph Neural Network Clause Prediction (ASP-DAC 2024)☆14Nov 2, 2023Updated 3 years ago
- This repo is for ASPLOS 2025 artifact evaluation☆13Oct 3, 2026Updated last month
- Code repository for Coppelia tool☆22Nov 12, 2020Updated 5 years ago
- SurgeFuzz: Surge-Aware Directed Fuzzing for CPU Designs (ICCAD 2023)☆23Dec 5, 2024Updated last year
- Translate Chisel hardware design code to Scala simulation code.☆15May 15, 2025Updated last year
- LintLLM is an open-source Verilog linting framework powered by Large Language Models (LLMs).☆12Aug 14, 2026Updated 2 months ago