[AAAI 2025 Oral] Analog Circuit Design via Training-Free Code Generation
☆136Feb 22, 2026Updated last week
Alternatives and similar repositories for AnalogCoder
Users that are interested in AnalogCoder are comparing it to the libraries listed below
Sorting:
- AnalogCoder-Pro: Unifying Analog Circuit Generation and Optimization via Multi-modal LLMs☆36Feb 23, 2026Updated last week
- LLM-Enhanced Bayesian Optimization for Efficient Analog Constraint Generation☆30Oct 28, 2024Updated last year
- ☆49Jun 29, 2024Updated last year
- A versatile generative model capable of designing topologies for wide range of analog circuits.☆99Apr 26, 2025Updated 10 months ago
- This repository hosts the information of SPICEPilot: a training free LLM data-augmentation, new bench marking and future road-map.☆30May 23, 2025Updated 9 months ago
- ☆74Oct 29, 2025Updated 4 months ago
- Open Circuit Benchmark OCB and source code for CktGNN (https://openreview.net/forum?id=NE2911Kq1sp).☆87Sep 11, 2023Updated 2 years ago
- ☆100Dec 31, 2025Updated 2 months ago
- Machine Generated Analog IC Layout☆270Apr 24, 2024Updated last year
- The implementation of AICircuit: A Multi-Level Dataset and Benchmark for AI-Driven Analog Integrated Circuit Design☆81Jan 28, 2025Updated last year
- ☆339Jan 13, 2026Updated last month
- BAG2 workspace for fake PDK (cds_ff_mpt)☆59May 20, 2020Updated 5 years ago
- Deep Reinforcement Learning of Analog Circuit Designs☆132Jun 12, 2023Updated 2 years ago
- awesome-Analog-IC-Design-Automation☆46Apr 19, 2023Updated 2 years ago
- [NeurIPS 2022 Spotlight] MaskPlace: Fast Chip Placement via Reinforced Visual Representation Learning☆68Jan 5, 2026Updated last month
- ☆12Dec 11, 2023Updated 2 years ago
- ☆15Aug 8, 2024Updated last year
- ☆16Dec 28, 2021Updated 4 years ago
- Official implementation of NeurIPS'23 paper "Macro Placement by Wire-Mask-Guided Black-Box Optimization"☆30May 23, 2025Updated 9 months ago
- [ICML 2023] ChiPFormer: Transferable Chip Placement via Offline Decision Transformer☆54Feb 22, 2026Updated last week
- GNN-RE datasets for circuit recognition☆56May 16, 2023Updated 2 years ago
- Verilog evaluation benchmark for large language model☆378Jul 14, 2025Updated 7 months ago
- Benchmark Generator for Global Routing☆13Jul 18, 2019Updated 6 years ago
- Verilog VPI module to dump FST (Fast Signal Trace) databases☆20Sep 19, 2023Updated 2 years ago
- ☆201Oct 17, 2024Updated last year
- ☆15May 24, 2023Updated 2 years ago
- ☆32Nov 27, 2023Updated 2 years ago
- Applying Deep Q-learning for Global Routing☆130Sep 15, 2020Updated 5 years ago
- ☆16Aug 15, 2021Updated 4 years ago
- Parasitic capacitance analysis of foundry metal stackups☆17Jan 12, 2026Updated last month
- LAYout with Gridded Objects☆31Jun 18, 2020Updated 5 years ago
- LLM Evaluation Framework for Hardware Design Using Python-Embedded DSLs☆17Aug 26, 2024Updated last year
- ☆19Nov 29, 2022Updated 3 years ago
- ☆17Jul 2, 2024Updated last year
- ☆44May 18, 2024Updated last year
- Circuit release of the MAGICAL project☆40Jan 10, 2020Updated 6 years ago
- DRA+RISC-V Exploration Framework☆19Jan 8, 2024Updated 2 years ago
- ☆17Jan 20, 2022Updated 4 years ago
- SPICE netlist visualizer☆86Updated this week