laiyao1 / AnalogCoderLinks
☆85Updated last month
Alternatives and similar repositories for AnalogCoder
Users that are interested in AnalogCoder are comparing it to the libraries listed below
Sorting:
- ☆61Updated 3 weeks ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆133Updated 2 months ago
- LLM-Enhanced Bayesian Optimization for Efficient Analog Constraint Generation☆25Updated 11 months ago
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆52Updated 8 months ago
- The implementation of AICircuit: A Multi-Level Dataset and Benchmark for AI-Driven Analog Integrated Circuit Design☆71Updated 8 months ago
- ☆31Updated 3 years ago
- Machine Generated Analog IC Layout☆255Updated last year
- Artificial Netlist Generator☆43Updated last year
- ☆91Updated 3 months ago
- ☆77Updated 3 months ago
- ☆318Updated 3 months ago
- Macro Placement - benchmarks, evaluators, and reproducible results from leading methods in open source☆284Updated 2 weeks ago
- awesome-Analog-IC-Design-Automation☆40Updated 2 years ago
- ☆37Updated last year
- ☆148Updated 2 years ago
- ☆16Updated 3 years ago
- ☆87Updated 3 months ago
- ☆22Updated 11 months ago
- ☆31Updated last year
- ☆47Updated last year
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆52Updated 3 months ago
- ChiPBench:Benchmarking End-to-End Performance of AI-based Chip Placement Algorithms☆44Updated 2 weeks ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆77Updated last year
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆155Updated 5 months ago
- This repo awesome-AI4EDA contains the source for the webpage: https://ai4eda.github.io, which is a curated paper list of awesome AI for E…☆172Updated 3 months ago
- An open-source benchmark for generating design RTL with natural language☆133Updated 11 months ago
- A versatile generative model capable of designing topologies for wide range of analog circuits.☆60Updated 5 months ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆57Updated 8 months ago
- Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability.☆67Updated 2 months ago
- Analog IC symmetry extraction benchmark of AncstrGNN☆10Updated last year