laiyao1 / AnalogCoder
☆50Updated 2 weeks ago
Alternatives and similar repositories for AnalogCoder:
Users that are interested in AnalogCoder are comparing it to the libraries listed below
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆124Updated 5 months ago
- LLM-Enhanced Bayesian Optimization for Efficient Analog Constraint Generation☆19Updated 5 months ago
- ☆76Updated 2 months ago
- ☆20Updated 4 months ago
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆42Updated 2 months ago
- ☆70Updated 3 months ago
- ☆29Updated last year
- ☆43Updated 11 months ago
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆28Updated 4 years ago
- ☆37Updated last month
- An open-source benchmark for generating design RTL with natural language☆97Updated 4 months ago
- ☆63Updated last year
- Xplace 2.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability Optimization☆119Updated 3 months ago
- awesome-Analog-IC-Design-Automation☆33Updated last year
- ChiPBench:Benchmarking End-to-End Performance of AI-based Chip Placement Algorithms☆28Updated last week
- ☆30Updated 3 years ago
- ☆51Updated 5 months ago
- The implementation of AICircuit: A Multi-Level Dataset and Benchmark for AI-Driven Analog Integrated Circuit Design☆48Updated 2 months ago
- ☆175Updated 8 months ago
- The release for paper "Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs"☆10Updated 6 months ago
- ☆24Updated 9 months ago
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆29Updated last month
- Material for OpenROAD Tutorial at DAC 2020☆47Updated 2 years ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆70Updated 7 months ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆138Updated last month
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆44Updated 6 months ago
- ☆12Updated 3 years ago
- Artificial Netlist Generator☆37Updated last year
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆44Updated 2 months ago
- VLSI EDA Global Router☆71Updated 7 years ago