laiyao1 / AnalogCoder
☆22Updated last week
Related projects ⓘ
Alternatives and complementary repositories for AnalogCoder
- ChiPBench:Benchmarking End-to-End Performance of AI-based Chip Placement Algorithms☆20Updated last month
- ☆56Updated last year
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆115Updated last month
- ☆29Updated last year
- LLM-Enhanced Bayesian Optimization for Efficient Analog Constraint Generation☆11Updated 3 weeks ago
- ☆28Updated 2 years ago
- This repo awesome-AI4EDA contains the source for the webpage: https://ai4eda.github.io, which is a curated paper list of awesome AI for E…☆128Updated 5 months ago
- ☆72Updated last month
- ☆130Updated 4 months ago
- The release for ICML 2023 paper☆36Updated 5 months ago
- Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability. This collection of paper…☆40Updated last year
- Artificial Netlist Generator☆33Updated 8 months ago
- A circuit-element level explainer to explain machine learning model's prediction on chip layouts.☆17Updated last year
- ☆15Updated 3 years ago
- ☆15Updated 4 months ago
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆30Updated 2 weeks ago
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆26Updated 4 years ago
- awesome-Analog-IC-Design-Automation☆29Updated last year
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆63Updated 3 months ago
- Awesome Artificial Intelligence for Electronic Design Automation Papers.☆144Updated 10 months ago
- ☆20Updated last month
- ☆36Updated 7 months ago
- ☆50Updated 3 years ago
- ☆45Updated last month
- An open-source benchmark for generating design RTL with natural language☆71Updated 2 weeks ago
- Xplace 2.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability Optimization☆99Updated this week
- Simple Python interface for ABC☆23Updated last year
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆36Updated last month
- Analog Placement Quality Prediction☆19Updated last year
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆35Updated 2 months ago