☆15Feb 6, 2021Updated 5 years ago
Alternatives and similar repositories for generic-sqed-demo
Users that are interested in generic-sqed-demo are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Translate Chisel hardware design code to Scala simulation code.☆15May 15, 2025Updated last year
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 3 years ago
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- ☆16Sep 14, 2020Updated 6 years ago
- ☆21Jun 12, 2024Updated 2 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- ☆15Dec 6, 2023Updated 2 years ago
- ☆17Jul 12, 2024Updated 2 years ago
- [ICCAD'26] Forbench: Symbolic Simulation Helps Make Your Testbench More Formal☆15Oct 31, 2026Updated last week
- ☆24Feb 11, 2021Updated 5 years ago
- Automatic generation of architecture-level models for hardware from its RTL design.☆17Apr 12, 2023Updated 3 years ago
- ILA Model Database☆26Sep 27, 2020Updated 6 years ago
- ILAng documentation☆12Nov 2, 2025Updated last year
- Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification☆20Jul 8, 2026Updated 3 months ago
- RISC-V Formal in Chisel☆13Apr 9, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- benchmarks for hls equivalence checking☆11Nov 22, 2022Updated 3 years ago
- Examples of refining software and circuit implementations from their specifications in the style of the Bird-Meertens formalism.☆18Oct 15, 2026Updated 3 weeks ago
- ☆13Jan 20, 2023Updated 3 years ago
- Collection for submission (Hardware Model Checking Benchmark)☆13Nov 9, 2025Updated 11 months ago
- Equivalence Verification Checking for Code Transformation via Equality Saturation☆13Jun 1, 2026Updated 5 months ago
- A Modeling and Verification Platform for SoCs using ILAs☆81Jul 3, 2024Updated 2 years ago
- Logic Synthesis System from UC Berkeley (Unofficial Distribution)☆15Jun 4, 2019Updated 7 years ago
- ☆11Feb 14, 2020Updated 6 years ago
- Fast Symbolic Repair of Hardware Design Code☆40Jan 20, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆11Nov 19, 2015Updated 10 years ago
- Research project from UCI's AICPS lab: using GNNs to enable hardware security and prevent hardware trojans☆10Mar 31, 2021Updated 5 years ago
- A RISC-V CPU implementation☆17Apr 9, 2020Updated 6 years ago
- ☆22Dec 29, 2014Updated 11 years ago
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- ☆18Nov 9, 2022Updated 3 years ago
- A prototype SMT-solver for the theory of bit-vectors and uninterpreted functions.☆10Dec 10, 2023Updated 2 years ago
- ☆15Jun 18, 2023Updated 3 years ago
- ☆14Jan 3, 2018Updated 8 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- CoreIR Symbolic Analyzer☆75Oct 27, 2020Updated 6 years ago
- Certify Model Checking Witnesses in AIGER☆14Oct 16, 2026Updated 3 weeks ago
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆14Mar 27, 2025Updated last year
- A Coq framework to support structural design and proof of hardware cache-coherence protocols☆16May 7, 2022Updated 4 years ago
- AMulet 2. - A better AIG Multiplier Examination Tool☆32Updated this week
- NeuroCore: Guiding CDCL with Unsat-Core Predictions☆47Feb 17, 2020Updated 6 years ago
- ☆10Sep 29, 2024Updated 2 years ago