upscale-project / generic-sqed-demo
☆13Updated 4 years ago
Alternatives and similar repositories for generic-sqed-demo:
Users that are interested in generic-sqed-demo are comparing it to the libraries listed below
- A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core☆12Updated 5 years ago
- CoreIR Symbolic Analyzer☆63Updated 4 years ago
- Random Generator of Btor2 Files☆9Updated last year
- ☆11Updated 4 years ago
- QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification☆14Updated 8 years ago
- BTOR2 MLIR project☆23Updated last year
- ☆17Updated 7 months ago
- ☆12Updated 2 years ago
- ILA Model Database☆22Updated 4 years ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆27Updated 6 months ago
- Iodine: Verifying Constant-Time Execution of Hardware☆12Updated 3 years ago
- RISC-V Formal in Chisel☆10Updated 10 months ago
- Using e-graphs to synthesize netlists from boolean logic.☆14Updated last year
- PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…☆18Updated last month
- ☆12Updated 3 years ago
- Hardware Model Checker☆30Updated last week
- ☆9Updated 9 years ago
- Fast Symbolic Repair of Hardware Design Code☆21Updated 3 weeks ago
- A Modular Open-Source Hardware Fuzzing Framework☆32Updated 3 years ago
- A Formal Verification Framework for Chisel☆18Updated 10 months ago
- Automatic generation of architecture-level models for hardware from its RTL design.☆14Updated last year
- RTLCheck☆19Updated 6 years ago
- The PE for the second generation CGRA (garnet).☆17Updated 5 months ago
- Integer Multiplier Generator for Verilog☆20Updated last year
- ☆15Updated 4 years ago
- ☆12Updated last year
- ☆23Updated 4 years ago
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.☆13Updated 2 years ago
- A Modeling and Verification Platform for SoCs using ILAs☆75Updated 7 months ago