Alternatives and similar repositories for generic-sqed-demo:

Users that are interested in generic-sqed-demo are comparing it to the libraries listed below

• makaimann / ride-core-demo
  A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core
  ☆12Updated 5 years ago
• cristian-mattarei / CoSA
  CoreIR Symbolic Analyzer
  ☆64Updated 4 years ago
• sterin / super-prove-build
  ☆11Updated 4 years ago
• fangwenji / tacas23-wasim
  ☆12Updated 2 years ago
• agurfinkel / btor2mlir
  BTOR2 MLIR project
  ☆25Updated last year
• iscas-tis / CHA
  ☆17Updated 8 months ago
• ekiwi / rtl-repair
  Fast Symbolic Repair of Hardware Design Code
  ☆22Updated last month
• CoriolisSP / FuzzBtor2
  Random Generator of Btor2 Files
  ☆9Updated last year
• chengyinwu / QuteRTL
  QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification
  ☆14Updated 8 years ago
• IntelLabs / pycaliper
  PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…
  ☆20Updated 2 months ago
• ekiwi / open-source-formal-verification-for-chisel
  ☆11Updated 3 years ago
• morenes / AutoCC
  Methodology that leverages FPV to automatically discover covert channels in hardware that is time-shared between processes. AutoCC operat…
  ☆17Updated 4 months ago
• PrincetonUniversity / IMDb-Archive
  ILA Model Database
  ☆22Updated 4 years ago
• Moorvan / ChiselFV
  A Formal Verification Framework for Chisel
  ☆18Updated 11 months ago
• Gy-Hu / E-Syn
  E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)
  ☆27Updated 8 months ago
• ymanerka / ccicheck
  ☆9Updated 9 years ago
• ekiwi / rtl-fuzz-lab
  A Modular Open-Source Hardware Fuzzing Framework
  ☆32Updated 3 years ago
• ymanerka / rtlcheck
  RTLCheck
  ☆20Updated 6 years ago
• gpt4rtl / AutoSVA2
  ☆13Updated last year
• StanfordAHA / lassen
  The PE for the second generation CGRA (garnet).
  ☆17Updated 2 weeks ago
• yuzeng2333 / autoGenILA
  Automatic generation of architecture-level models for hardware from its RTL design.
  ☆14Updated last year
• gipsyh / rIC3
  Hardware Model Checker
  ☆39Updated this week
• gokhankici / iodine
  Iodine: Verifying Constant-Time Execution of Hardware
  ☆12Updated 3 years ago
• amahzoon / genmul
  ☆16Updated 4 years ago
• temelmertcan / multgen
  Integer Multiplier Generator for Verilog
  ☆20Updated last year
• tdb-alcorn / chisel-formal
  ☆23Updated 4 years ago
• wincle626 / HLS_Legup
  ☆26Updated 7 years ago
• PrincetonUniversity / ILAng
  A Modeling and Verification Platform for SoCs using ILAs
  ☆75Updated 8 months ago
• jix / kissat_extras
  A fork of the Kissat SAT solver with additional features. Supports incremental solving.
  ☆13Updated 2 years ago