Alternatives and similar repositories for hardware-bugbase

Users that are interested in hardware-bugbase are comparing it to the libraries listed below

• iscas-tis / CHA
  ☆19Updated last year
• PrincetonUniversity / IMDb-Archive
  ILA Model Database
  ☆24Updated 5 years ago
• NVlabs / FVEval
  LLM Evaluation Benchmark on Hardware Formal Verification
  ☆34Updated 8 months ago
• ekiwi / rtl-repair
  Fast Symbolic Repair of Hardware Design Code
  ☆32Updated 11 months ago
• sterin / super-prove-build
  ☆14Updated 5 years ago
• makaimann / ride-core-demo
  A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core
  ☆12Updated 6 years ago
• Gy-Hu / HWMCC24-benchmark
  Collection for submission (Hardware Model Checking Benchmark)
  ☆11Updated last month
• gipsyh / rIC3
  Hardware Formal Verification Tool
  ☆76Updated this week
• euphoric-hardware / simcommand
  SimCommand is a library for writing high-performance RTL testbenches with simulation threads in Scala using chiseltest.
  ☆14Updated 2 years ago
• YosysHQ / eqy
  Equivalence checking with Yosys
  ☆53Updated 3 weeks ago
• morenes / AutoCC
  Methodology that leverages FPV to automatically discover covert channels in hardware that is time-shared between processes. AutoCC operat…
  ☆22Updated last year
• cristian-mattarei / CoSA
  CoreIR Symbolic Analyzer
  ☆74Updated 5 years ago
• PrincetonUniversity / ILAng
  A Modeling and Verification Platform for SoCs using ILAs
  ☆81Updated last year
• comsec-group / cellift-yosys
  A fork of Yosys that integrates the CellIFT pass
  ☆13Updated 5 months ago
• ekiwi / rtl-fuzz-lab
  A Modular Open-Source Hardware Fuzzing Framework
  ☆36Updated 4 years ago
• comsec-group / encarsia
  ☆26Updated 8 months ago
• fangwenji / tacas23-wasim
  ☆12Updated 2 years ago
• ekiwi / open-source-formal-verification-for-chisel
  ☆10Updated 4 years ago
• euphoric-hardware / rtl-simulation-reading
  ☆18Updated last month
• rzhang2285 / Coppelia
  Code repository for Coppelia tool
  ☆23Updated 5 years ago
• diffblue / hw-cbmc
  The HW-CBMC and EBMC Model Checkers for Verilog
  ☆99Updated last week
• PrincetonUniversity / AutoSVA
  AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…
  ☆96Updated last year
• hplp / aes_chisel
  Implementation of the Advanced Encryption Standard in Chisel
  ☆19Updated 3 years ago
• upscale-project / generic-sqed-demo
  ☆13Updated 4 years ago
• ycunxi / ACEC_benchmarks
  Arithmetic multiplier benchmarks
  ☆11Updated 8 years ago
• tdb-alcorn / chisel-formal
  ☆23Updated 4 years ago
• temelmertcan / multgen
  Integer Multiplier Generator for Verilog
  ☆23Updated 5 months ago
• gpt4rtl / AutoSVA2
  ☆17Updated 2 years ago
• HKUSTGZ-MICS-LYU / FlattenRTL
  This is a python repo for flattening Verilog
  ☆20Updated last week
• apl-cornell / PDL
  A Hardware Pipeline Description Language
  ☆49Updated 5 months ago