efeslab / hardware-bugbase

Related projects ⓘ

Alternatives and complementary repositories for hardware-bugbase

• iscas-tis / CHA
  ☆14Updated 4 months ago
• ekiwi / open-source-formal-verification-for-chisel
  ☆12Updated 3 years ago
• morenes / AutoCC
  Methodology that leverages FPV to automatically discover covert channels in hardware that is time-shared between processes. AutoCC operat…
  ☆14Updated 3 weeks ago
• euphoric-hardware / simcommand
  SimCommand is a library for writing high-performance RTL testbenches with simulation threads in Scala using chiseltest.
  ☆14Updated last year
• ekiwi / simulator-independent-coverage
  Project Repo for the Simulator Independent Coverage Research
  ☆16Updated last year
• PrincetonUniversity / IMDb-Archive
  ILA Model Database
  ☆20Updated 4 years ago
• ekiwi / rtl-fuzz-lab
  A Modular Open-Source Hardware Fuzzing Framework
  ☆29Updated 2 years ago
• icgrp / hipr
  ☆13Updated last year
• rzhang2285 / Coppelia
  Code repository for Coppelia tool
  ☆20Updated 4 years ago
• RPTU-EIS / upec-boom-verification-suite
  This repository contains the verification suite for verifying Berkeley Out-of-Order Machine (BOOM) against transient execution attacks ba…
  ☆15Updated last year
• tdb-alcorn / chisel-formal
  ☆23Updated 3 years ago
• anycore / anycore-riscv-src
  The RTL source for AnyCore RISC-V
  ☆30Updated 2 years ago
• hackdac / hackdac_2018_beta
  The SoC used for the beta phase of Hack@DAC 2018.
  ☆17Updated 4 years ago
• TsaiAnson / verif
  ☆11Updated 3 years ago
• hplp / aes_chisel
  Implementation of the Advanced Encryption Standard in Chisel
  ☆20Updated 2 years ago
• PrincetonUniversity / AutoSVA
  AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…
  ☆73Updated 7 months ago
• efeslab / asplos22-hardware-debugging-artifact
  ☆11Updated 5 months ago
• Moorvan / ChiselFV
  A Formal Verification Framework for Chisel
  ☆17Updated 7 months ago
• sterin / super-prove-build
  ☆11Updated 4 years ago
• jianyicheng / DSS
  DASS HLS Compiler
  ☆27Updated last year
• circt-hls / circt-hls
  CIRCT-based HLS compilation flows, debugging, and cosimulation tools.
  ☆44Updated last year
• amamory-verification / hw-formal-verif
  Hardware Formal Verification
  ☆15Updated 4 years ago
• ekiwi / rtl-repair
  Fast Symbolic Repair of Hardware Design Code
  ☆18Updated 6 months ago
• upscale-project / generic-sqed-demo
  ☆11Updated 3 years ago
• StanfordAHA / doc
  Papers, Posters, Presentations, Documentation...
  ☆18Updated 10 months ago
• apl-cornell / PDL
  A Hardware Pipeline Description Language
  ☆40Updated last year
• gipsyh / rIC3
  A high-performance implementation of the IC3/PDR algorithm in Rust.
  ☆16Updated this week
• temelmertcan / multgen
  Integer Multiplier Generator for Verilog
  ☆17Updated last year
• pku-liang / Hector
  A hardware synthesis framework with multi-level paradigm
  ☆37Updated last year
• StanfordAHA / lake
  Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…
  ☆19Updated this week