efeslab / hardware-bugbaseLinks
☆20Updated last year
Alternatives and similar repositories for hardware-bugbase
Users that are interested in hardware-bugbase are comparing it to the libraries listed below
Sorting:
- ☆19Updated last year
- PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…☆22Updated 4 months ago
- A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core☆12Updated 6 years ago
- ILA Model Database☆24Updated 5 years ago
- Collection for submission (Hardware Model Checking Benchmark)☆10Updated this week
- LLM Evaluation Benchmark on Hardware Formal Verification☆30Updated 6 months ago
- CoreIR Symbolic Analyzer☆74Updated 5 years ago
- A Modeling and Verification Platform for SoCs using ILAs☆79Updated last year
- ☆13Updated 5 years ago
- Hardware Formal Verification Tool☆69Updated last week
- ☆10Updated 4 years ago
- Fast Symbolic Repair of Hardware Design Code☆26Updated 9 months ago
- A Modular Open-Source Hardware Fuzzing Framework☆36Updated 3 years ago
- Methodology that leverages FPV to automatically discover covert channels in hardware that is time-shared between processes. AutoCC operat…☆20Updated last year
- Equivalence checking with Yosys☆49Updated 3 weeks ago
- A Hardware Pipeline Description Language☆48Updated 3 months ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆90Updated last week
- Arithmetic multiplier benchmarks☆11Updated 7 years ago
- ☆25Updated 7 months ago
- ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.☆17Updated 6 years ago
- ☆17Updated 4 months ago
- Integer Multiplier Generator for Verilog☆23Updated 3 months ago
- Code repository for Coppelia tool☆23Updated 4 years ago
- ☆23Updated 4 years ago
- SimCommand is a library for writing high-performance RTL testbenches with simulation threads in Scala using chiseltest.☆14Updated 2 years ago
- Implementation of the Advanced Encryption Standard in Chisel☆19Updated 3 years ago
- The SoC used for the beta phase of Hack@DAC 2018.☆17Updated 5 years ago
- ☆12Updated 2 years ago
- ☆13Updated 4 years ago
- DASS HLS Compiler☆29Updated 2 years ago