Alternatives and similar repositories for VeriReason

Users that are interested in VeriReason are comparing it to the libraries listed below

• hkust-zhiyao / RTL-Coder
  A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.
  ☆227Updated 8 months ago
• shailja-thakur / VGen
  ☆184Updated 11 months ago
• aichipdesign / chipgptft
  Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)
  ☆49Updated 9 months ago
• IPRC-DIP / CodeV
  ☆49Updated last month
• hkust-zhiyao / RTLLM
  An open-source benchmark for generating design RTL with natural language
  ☆133Updated 11 months ago
• stable-lab / MAGE
  MAGE: A Multi-Agent Engine for Automated RTL Code Generation
  ☆63Updated 6 months ago
• NVlabs / verilog-eval
  Verilog evaluation benchmark for large language model
  ☆323Updated 2 months ago
• GATECH-EIC / mg-verilog
  ☆48Updated last year
• aichipdesign / chipgptv
  Natural language is not enough: Benchmarking multi-modal generative AI for Verilog generation (ICCAD 2024)
  ☆28Updated 3 months ago
• AutoBench / AutoBench
  ☆28Updated 5 months ago
• Thinklab-SJTU / Awesome-LLM4EDA
  ☆238Updated last year
• yaoxufeng / RTLRewriter-Bench
  ☆40Updated last year
• NVlabs / VerilogCoder
  ☆68Updated 7 months ago
• hkust-zhiyao / CircuitFusion
  CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)
  ☆25Updated 5 months ago
• Intelligent-Computing-Research-Group / HaVen
  [DATE 2025] haven: hallucination-mitigated llm for verilog code generation aligned with hdl engineers
  ☆22Updated 3 months ago
• hkust-zhiyao / NetTAG
  NetTAG: A Multimodal RTL-and-Layout-Aligned Netlist Foundation Model via Text-Attributed Graph (DAC'25)
  ☆16Updated last month
• magicYang1573 / llm-hardware-test-generation
  ☆31Updated last year
• UIUC-ChenLab / Chrysalis-HLS
  ☆14Updated last year
• NVlabs / RTLFixer
  Fix syntax errors of LLM-generated RTL
  ☆39Updated last year
• DfX-NYUAD / LLM4IC
  LLMs and the Future of Chip Design: Unveiling Security Risks and Building Trust
  ☆30Updated last year
• hkust-zhiyao / AssertLLM
  Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs
  ☆38Updated 11 months ago
• JBlocklove / LLMs-for-EDA-Tutorial
  ☆54Updated 4 months ago
• ACADLab / SA-DS
  ☆12Updated last year
• ChatDesignVerification / GenBen
  Generative Benchmark for LLM-Aided Hardware Design
  ☆25Updated 4 months ago
• shailja-thakur / AutoChip
  ☆38Updated 7 months ago
• OpenROAD-Assistant / EDA-Corpus
  Datasets for EDA LLM research
  ☆33Updated 8 months ago
• HKUSTGZ-MICS-LYU / FlattenRTL
  This is a python repo for flattening Verilog
  ☆19Updated 4 months ago
• laiyao1 / AnalogCoder
  ☆85Updated last month
• AUCOHL / RTL-Repo
  RTL-Repo: A Benchmark for Evaluating LLMs on Large-Scale RTL Design Projects - IEEE LAD'24
  ☆22Updated last year
• MartaAndronic / PolyLUT
  PolyLUT is the first quantized neural network training methodology that maps a neuron to a LUT while using multivariate polynomial functi…
  ☆52Updated last year