Alternatives and similar repositories for VeriReason

Users that are interested in VeriReason are comparing it to the libraries listed below

• aichipdesign / chipgptft
  Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)
  ☆54Updated 11 months ago
• shailja-thakur / VGen
  ☆192Updated last year
• aichipdesign / chipgptv
  Natural language is not enough: Benchmarking multi-modal generative AI for Verilog generation (ICCAD 2024)
  ☆30Updated 5 months ago
• hkust-zhiyao / RTLLM
  An open-source benchmark for generating design RTL with natural language
  ☆150Updated last year
• hkust-zhiyao / RTL-Coder
  A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.
  ☆241Updated 10 months ago
• stable-lab / MAGE
  MAGE: A Multi-Agent Engine for Automated RTL Code Generation
  ☆75Updated 8 months ago
• GATECH-EIC / mg-verilog
  ☆51Updated last year
• IPRC-DIP / CodeV
  ☆53Updated 3 months ago
• NVlabs / verilog-eval
  Verilog evaluation benchmark for large language model
  ☆350Updated 5 months ago
• UIUC-ChenLab / Chrysalis-HLS
  ☆15Updated last year
• Thinklab-SJTU / Awesome-LLM4EDA
  ☆257Updated last year
• JBlocklove / LLMs-for-EDA-Tutorial
  ☆54Updated 6 months ago
• magicYang1573 / llm-hardware-test-generation
  ☆33Updated last year
• NVlabs / VerilogCoder
  ☆84Updated 9 months ago
• AutoBench / AutoBench
  ☆33Updated 8 months ago
• AUCOHL / RTL-Repo
  RTL-Repo: A Benchmark for Evaluating LLMs on Large-Scale RTL Design Projects - IEEE LAD'24
  ☆27Updated last year
• DfX-NYUAD / LLM4IC
  LLMs and the Future of Chip Design: Unveiling Security Risks and Building Trust
  ☆33Updated last year
• laiyao1 / AnalogCoder
  ☆105Updated 3 months ago
• Intelligent-Computing-Research-Group / HaVen
  [DATE 2025] haven: hallucination-mitigated llm for verilog code generation aligned with hdl engineers
  ☆31Updated 5 months ago
• pku-liang / OriGen
  OriGen: Enhancing RTL Code Generation with Code-to-Code Augmentation and Self-Reflection(ICCAD 2024)
  ☆27Updated last year
• NVlabs / RTLFixer
  Fix syntax errors of LLM-generated RTL
  ☆39Updated last year
• MartaAndronic / PolyLUT
  PolyLUT is the first quantized neural network training methodology that maps a neuron to a LUT while using multivariate polynomial functi…
  ☆54Updated last year
• shailja-thakur / AutoChip
  ☆39Updated 9 months ago
• hkust-zhiyao / CircuitFusion
  CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)
  ☆29Updated 8 months ago
• HKUSTGZ-MICS-LYU / FlattenRTL
  This is a python repo for flattening Verilog
  ☆20Updated 7 months ago
• awai54st / Logic-Shrinkage
  ☆22Updated 3 years ago
• ai4eda / awesome-AI4EDA
  This repo awesome-AI4EDA contains the source for the webpage: https://ai4eda.github.io, which is a curated paper list of awesome AI for E…
  ☆174Updated 6 months ago
• VeriGOOD-ML / public
  ☆65Updated 7 months ago
• ACADLab / SA-DS
  ☆13Updated last year
• ChatDesignVerification / GenBen
  Generative Benchmark for LLM-Aided Hardware Design
  ☆23Updated 6 months ago