NellyW8 / VeriReasonLinks
This is the Github Repo for the paper: VeriReason: Reinforcement Learning with Testbench Feedback for Reasoning-Enhanced Verilog Generation
☆15Updated last month
Alternatives and similar repositories for VeriReason
Users that are interested in VeriReason are comparing it to the libraries listed below
Sorting:
- A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.☆238Updated 9 months ago
- MAGE: A Multi-Agent Engine for Automated RTL Code Generation☆72Updated 7 months ago
- ☆32Updated 7 months ago
- Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)☆52Updated 11 months ago
- Natural language is not enough: Benchmarking multi-modal generative AI for Verilog generation (ICCAD 2024)☆31Updated 5 months ago
- ☆190Updated last year
- An open-source benchmark for generating design RTL with natural language☆142Updated last year
- ☆251Updated last year
- ☆50Updated last year
- ☆52Updated 2 months ago
- ☆33Updated last year
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆27Updated 7 months ago
- Fix syntax errors of LLM-generated RTL☆39Updated last year
- Verilog evaluation benchmark for large language model☆342Updated 4 months ago
- ☆40Updated last year
- ☆55Updated 5 months ago
- [DATE 2025] haven: hallucination-mitigated llm for verilog code generation aligned with hdl engineers☆26Updated 4 months ago
- RTL-Repo: A Benchmark for Evaluating LLMs on Large-Scale RTL Design Projects - IEEE LAD'24☆26Updated last year
- This repo awesome-AI4EDA contains the source for the webpage: https://ai4eda.github.io, which is a curated paper list of awesome AI for E…☆173Updated 5 months ago
- ☆15Updated last year
- LLMs and the Future of Chip Design: Unveiling Security Risks and Building Trust☆33Updated last year
- Papers on LLM4EDA from 2023 and 2024☆44Updated last year
- ☆38Updated 8 months ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆136Updated 4 months ago
- ☆81Updated 8 months ago
- Datasets for EDA LLM research☆35Updated 10 months ago
- ☆99Updated 3 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆58Updated 5 months ago
- The release for paper "Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs"☆13Updated last year
- OriGen: Enhancing RTL Code Generation with Code-to-Code Augmentation and Self-Reflection(ICCAD 2024)☆26Updated last year