cornell-brg / pyhdl-evalLinks
LLM Evaluation Framework for Hardware Design Using Python-Embedded DSLs
☆14Updated 10 months ago
Alternatives and similar repositories for pyhdl-eval
Users that are interested in pyhdl-eval are comparing it to the libraries listed below
Sorting:
- A toolchain for rapid design space exploration of chiplet architectures☆52Updated last month
- sram/rram/mram.. compiler☆35Updated last year
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆37Updated 3 weeks ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆46Updated 8 months ago
- ☆60Updated last month
- Benchmark framework of 3D integrated CIM accelerators for popular DNN inference, support both monolithic and heterogeneous 3D integration☆22Updated 3 years ago
- ☆33Updated 5 years ago
- ☆25Updated last year
- ☆31Updated 2 years ago
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 3 years ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆31Updated last year
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- Open source process design kit for 28nm open process☆59Updated last year
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆33Updated 3 weeks ago
- ☆27Updated 5 years ago
- A tool to generate optimized hardware files for univariate functions.☆29Updated last year
- ☆16Updated 3 years ago
- A RRAM addon for the NCSU FreePDK 45nm☆23Updated 3 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆22Updated 3 years ago
- This is a python repo for flattening Verilog☆18Updated last month
- CNN accelerator☆27Updated 8 years ago
- SRAM☆22Updated 4 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆37Updated this week
- ☆27Updated 7 years ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago
- An HBM FPGA based SpMV Accelerator☆13Updated 9 months ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- ☆25Updated 3 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year