LLM Evaluation Framework for Hardware Design Using Python-Embedded DSLs
☆17Aug 26, 2024Updated last year
Alternatives and similar repositories for pyhdl-eval
Users that are interested in pyhdl-eval are comparing it to the libraries listed below
Sorting:
- ☆33Nov 6, 2024Updated last year
- ☆44May 18, 2024Updated last year
- Designs for Process-Voltage-Temperature (PVT) Sensors with MCU☆24May 8, 2020Updated 5 years ago
- ☆26Dec 12, 2022Updated 3 years ago
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2…☆21Dec 20, 2018Updated 7 years ago
- Fast Symbolic Repair of Hardware Design Code☆33Jan 20, 2025Updated last year
- A library and command-line tool for querying a Verilog netlist.☆29Jun 13, 2022Updated 3 years ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆33Dec 25, 2025Updated 2 months ago
- Natural language is not enough: Benchmarking multi-modal generative AI for Verilog generation (ICCAD 2024)☆37Jun 17, 2025Updated 8 months ago
- Making cocotb testbenches that bit easier☆37Feb 24, 2026Updated last week
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆34Jul 15, 2024Updated last year
- Ease the Life of Verification Engineers by helping them to analyze and understand failing simulation faster☆11Oct 14, 2021Updated 4 years ago
- ☆12Jul 21, 2025Updated 7 months ago
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 4 years ago
- ☆41Oct 9, 2025Updated 4 months ago
- SpiceBind – spice inside HDL simulator☆56Jun 30, 2025Updated 8 months ago
- LAYout with Gridded Objects☆31Jun 18, 2020Updated 5 years ago
- FRAME: Fast Roofline Analytical Modeling and Estimation☆39Oct 13, 2023Updated 2 years ago
- H2-LLM: Hardware-Dataflow Co-Exploration for Heterogeneous Hybrid-Bonding-based Low-Batch LLM Inference☆91Apr 26, 2025Updated 10 months ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆38Jan 13, 2023Updated 3 years ago
- Workshop on Computer Architecture Research with RISC-V (CARRV)☆42Nov 5, 2024Updated last year
- FDTD 3D simulator that generates s-parameters from OFF geometry files using one or more GPUs☆15Jan 16, 2023Updated 3 years ago
- Software for electron pair distribution function (ePDF) analysis with amorphous material.☆11Aug 14, 2024Updated last year
- ☆10Mar 28, 2025Updated 11 months ago
- Module for finding eigenvalues and wavefunctions using spectral methods.☆11Aug 24, 2016Updated 9 years ago
- Implementation of classical/semiclassical trajectory-based methods in strong-field ionization of atoms and molecules.☆13Sep 5, 2025Updated 6 months ago
- MICRO 2023 Evaluation Artifact for TeAAL☆10Oct 26, 2023Updated 2 years ago
- repo for CIS 371 Spring 2018☆15Apr 14, 2018Updated 7 years ago
- ☆12Apr 16, 2018Updated 7 years ago
- Solves Fractional Differential Equations numerically using Haar wavelets.☆12Feb 6, 2017Updated 9 years ago
- scripts and stuff for oanda☆10Jan 7, 2016Updated 10 years ago
- Synthesis using Synopsys DC and Physical Design flow using Synopsys ICC II, of my RISC-V 5 stage pipelined using 32 nm tech repo☆14Jul 31, 2024Updated last year
- Sparse symmetric indefinite solver implemented with a runtime system☆13May 11, 2020Updated 5 years ago
- [FCCM 2023] PASTA: Programming and Automation Support for Scalable Task-Parallel HLS Programs on Modern Multi-Die FPGAs☆13Jun 26, 2025Updated 8 months ago
- ☆11Oct 2, 2019Updated 6 years ago
- Matlab wrapper for the Jaco2 and Mico API☆12Feb 28, 2022Updated 4 years ago
- ☆14Sep 17, 2025Updated 5 months ago
- Verilog-Based-NoC-Simulator☆10May 4, 2016Updated 9 years ago