cornell-brg / pyhdl-evalLinks
LLM Evaluation Framework for Hardware Design Using Python-Embedded DSLs
☆17Updated last year
Alternatives and similar repositories for pyhdl-eval
Users that are interested in pyhdl-eval are comparing it to the libraries listed below
Sorting:
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆46Updated last month
- A toolchain for rapid design space exploration of chiplet architectures☆71Updated 5 months ago
- DASS HLS Compiler☆29Updated 2 years ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆32Updated 2 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆30Updated 2 years ago
- ☆29Updated 8 years ago
- ☆65Updated 8 months ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆34Updated 7 months ago
- ☆90Updated 2 weeks ago
- A tool to generate optimized hardware files for univariate functions.☆29Updated last year
- ☆27Updated 4 years ago
- An infrastructure for integrated EDA☆42Updated 2 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆76Updated last month
- This is a python repo for flattening Verilog☆20Updated 2 weeks ago
- CGRA framework with vectorization support.☆42Updated last week
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated last year
- Integration test for entire CGRA flow☆12Updated 5 years ago
- ☆18Updated 3 years ago
- Project repo for the POSH on-chip network generator☆52Updated 9 months ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆64Updated last year
- A Toy-Purpose TPU Simulator☆21Updated last year
- An HBM FPGA based SpMV Accelerator☆17Updated last year
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated 2 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆116Updated last year
- ABACUS is a tool for approximate logic synthesis☆14Updated 5 years ago
- A configurable SRAM generator☆56Updated 4 months ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- ☆29Updated last year
- ☆62Updated 3 weeks ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆62Updated 3 years ago