cornell-brg / pyhdl-evalLinks
LLM Evaluation Framework for Hardware Design Using Python-Embedded DSLs
☆17Updated last year
Alternatives and similar repositories for pyhdl-eval
Users that are interested in pyhdl-eval are comparing it to the libraries listed below
Sorting:
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆45Updated 3 weeks ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆32Updated 2 years ago
- DASS HLS Compiler☆29Updated 2 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆71Updated 2 weeks ago
- ☆65Updated 7 months ago
- A toolchain for rapid design space exploration of chiplet architectures☆68Updated 4 months ago
- A tool to generate optimized hardware files for univariate functions.☆29Updated last year
- Project repo for the POSH on-chip network generator☆52Updated 8 months ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆62Updated 3 years ago
- ☆61Updated last week
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆34Updated 6 months ago
- An infrastructure for integrated EDA☆42Updated 2 years ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago
- ☆16Updated 3 years ago
- ☆29Updated 8 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆30Updated 2 years ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆72Updated 8 months ago
- Next generation CGRA generator☆118Updated this week
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆64Updated last year
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated 2 years ago
- This is a python repo for flattening Verilog☆20Updated 7 months ago
- Fast Symbolic Repair of Hardware Design Code☆30Updated 10 months ago
- ☆88Updated 2 weeks ago
- Dataset for ML-guided Accelerator Design☆42Updated last year
- ☆29Updated last year
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆23Updated last week
- An HBM FPGA based SpMV Accelerator☆17Updated last year
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- ☆77Updated 5 months ago