Alternatives and similar repositories for pyhdl-eval

Users that are interested in pyhdl-eval are comparing it to the libraries listed below

• spcl / rapidchiplet
  A toolchain for rapid design space exploration of chiplet architectures
  ☆72Updated 6 months ago
• VeriGOOD-ML / public
  ☆65Updated 9 months ago
• cornell-brg / pymtl3-net
  Project repo for the POSH on-chip network generator
  ☆52Updated 10 months ago
• bsc-loca / sauria
  SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…
  ☆82Updated 2 months ago
• pku-dasys / cocoon
  An infrastructure for integrated EDA
  ☆42Updated 2 years ago
• scale-lab / BLASYS
  An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization
  ☆32Updated 2 years ago
• sharc-lab / HLSFactory
  HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond
  ☆48Updated 3 weeks ago
• Xilinx / fpga24_routing_contest
  Runtime-First FPGA Interchange Routing Contest @ FPGA’24
  ☆35Updated 8 months ago
• sharc-lab / LightningSim
  A fast, accurate trace-based simulator for High-Level Synthesis.
  ☆73Updated last month
• kiabuzz / CompressedLUT
  A tool to generate optimized hardware files for univariate functions.
  ☆29Updated last year
• tancheng / VectorCGRA
  CGRA framework with vectorization support.
  ☆43Updated 2 weeks ago
• UCLA-VAST / GNN-DSE
  DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"
  ☆40Updated 2 years ago
• bespoke-silicon-group / bsg_bladerunner
  Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)
  ☆44Updated 7 months ago
• StanfordAHA / aha
  ☆62Updated this week
• jianyicheng / DSS
  DASS HLS Compiler
  ☆29Updated 2 years ago
• kkiningh / cs231n-project
  CNN accelerator
  ☆29Updated 8 years ago
• UT-LCA / ML4Accel-Dataset
  Dataset for ML-guided Accelerator Design
  ☆43Updated last year
• wincle626 / HLS_Legup
  ☆29Updated 8 years ago
• google / open-chiplet
  ☆27Updated 4 years ago
• whatmough / CHIPKIT
  CHIPKIT: An agile, reusable open-source framework for rapid test chip development
  ☆42Updated 5 years ago
• HKUSTGZ-MICS-LYU / FlattenRTL
  This is a python repo for flattening Verilog
  ☆20Updated last month
• linghaosong / Serpens
  An HBM FPGA based SpMV Accelerator
  ☆17Updated last year
• StanfordAHA / garnet
  Next generation CGRA generator
  ☆118Updated last week
• Yu-Maryland / Verilog-to-PyG
  ☆30Updated last year
• hyoukjun / microswitch-noc
  ☆29Updated 6 years ago
• pulp-platform / redmule
  ☆90Updated last week
• StanfordAHA / CGRAFlow
  Integration test for entire CGRA flow
  ☆12Updated 6 years ago
• The-OpenROAD-Project / asap5
  ☆38Updated 2 years ago
• MPSLab-ASU / DiRAC
  Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators
  ☆30Updated 2 years ago
• ehw-fit / ariths-gen
  Generator of arithmetic circuits (multipliers, adders) and approximate circuits
  ☆39Updated 5 months ago