cornell-brg / pyhdl-evalLinks
LLM Evaluation Framework for Hardware Design Using Python-Embedded DSLs
☆16Updated last year
Alternatives and similar repositories for pyhdl-eval
Users that are interested in pyhdl-eval are comparing it to the libraries listed below
Sorting:
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆39Updated last week
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆33Updated 2 months ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆31Updated last year
- Project repo for the POSH on-chip network generator☆50Updated 5 months ago
- Integration test for entire CGRA flow☆12Updated 5 years ago
- A tool to generate optimized hardware files for univariate functions.☆29Updated last year
- DASS HLS Compiler☆29Updated last year
- ☆19Updated last year
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆57Updated 10 months ago
- A configurable SRAM generator☆53Updated last week
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated last year
- OpenDesign Flow Database☆16Updated 6 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- Next generation CGRA generator☆113Updated this week
- ☆16Updated 3 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆29Updated 2 years ago
- A toolchain for rapid design space exploration of chiplet architectures☆58Updated last month
- CNN accelerator☆27Updated 8 years ago
- Open source process design kit for 28nm open process☆60Updated last year
- Library of open source Process Design Kits (PDKs)☆50Updated this week
- ☆60Updated this week
- Posit Arithmetic Cores generated with FloPoCo☆25Updated last year
- sram/rram/mram.. compiler☆39Updated last year
- ☆34Updated 2 years ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆68Updated 5 months ago
- ABACUS is a tool for approximate logic synthesis☆14Updated 5 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- ☆27Updated 5 years ago
- ☆31Updated 9 months ago