LLM Evaluation Framework for Hardware Design Using Python-Embedded DSLs
☆18Aug 26, 2024Updated 2 years ago
Alternatives and similar repositories for pyhdl-eval
Users that are interested in pyhdl-eval are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- ☆35Nov 6, 2024Updated last year
- ☆12Aug 18, 2023Updated 3 years ago
- Designs for Process-Voltage-Temperature (PVT) Sensors with MCU☆25May 8, 2020Updated 6 years ago
- ☆49May 18, 2024Updated 2 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- DOSA: Differentiable Model-Based One-Loop Search for DNN Accelerators☆20Oct 10, 2024Updated last year
- BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2…☆22Dec 20, 2018Updated 7 years ago
- ☆16Dec 11, 2022Updated 3 years ago
- ☆30Dec 8, 2024Updated last year
- ☆25Dec 11, 2024Updated last year
- ☆42Oct 17, 2024Updated last year
- OriGen: Enhancing RTL Code Generation with Code-to-Code Augmentation and Self-Reflection(ICCAD 2024)☆34Oct 20, 2024Updated last year
- Sampled simulation of multi-threaded applications using LoopPoint methodology☆25Feb 21, 2026Updated 6 months ago
- Language Models for Code Completion: a Practical Evaluation☆13Jan 19, 2024Updated 2 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Gephi tutorials for data visualisation lecture. A Network Tour of Data Science 2019 Fall semester☆12Apr 11, 2021Updated 5 years ago
- Natural language is not enough: Benchmarking multi-modal generative AI for Verilog generation (ICCAD 2024)☆40Jun 17, 2025Updated last year
- Autocomp: Optimize any AI kernel, anywhere.☆147Jul 11, 2026Updated last month
- ☆15Jul 25, 2024Updated 2 years ago
- A library and command-line tool for querying a Verilog netlist.☆30Jun 13, 2022Updated 4 years ago
- Tooling to use the Pynq Board somewhat nicely☆13Dec 5, 2022Updated 3 years ago
- MICRO 2023 Evaluation Artifact for TeAAL☆12Oct 26, 2023Updated 2 years ago
- A simple cycle-accurate DaDianNao simulator☆13Mar 27, 2019Updated 7 years ago
- SAGERoute: Synergistic Analog Routing Considering Geometric and Electrical Constraints with Manual Design Compatibility (DATE2023)☆31Apr 8, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- genetic and neural net optimization for circuit design☆19Mar 29, 2022Updated 4 years ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆38Apr 9, 2026Updated 4 months ago
- ☆31Dec 12, 2022Updated 3 years ago
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Aug 22, 2021Updated 5 years ago
- [FCCM 2023] PASTA: Programming and Automation Support for Scalable Task-Parallel HLS Programs on Modern Multi-Die FPGAs☆14Jun 26, 2025Updated last year
- build mainline SBI and Linux for allwinner D1 nezha board☆11Jun 30, 2021Updated 5 years ago
- egraph <-> json☆17Dec 29, 2025Updated 8 months ago
- Generic parse tree, configurable lexer, `lemon` parser generator, wrapped for C++17 and Python 3.☆15Apr 26, 2021Updated 5 years ago
- This repository contains papers for a comprehensive survey on accelerated generation techniques in Large Language Models (LLMs).☆11May 24, 2024Updated 2 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- A High-performance Timing Analysis Tool for VLSI Systems☆10Feb 11, 2021Updated 5 years ago
- Henan University Bachelor degree paper latex Template; 河南大学本科毕业论文 Latex 模板☆15Dec 4, 2019Updated 6 years ago
- Simple intermediate representation language for learning and research.☆22Mar 27, 2020Updated 6 years ago
- Verilog evaluation benchmark for large language model☆466Jul 14, 2025Updated last year
- ☆15Mar 22, 2022Updated 4 years ago
- ☆13May 27, 2023Updated 3 years ago
- Simplify VLSI (timing, power, noise, correlation, reliability) modeling and analysis with Characterization Description Format☆13Feb 13, 2020Updated 6 years ago