cornell-brg / pyhdl-eval
LLM Evaluation Framework for Hardware Design Using Python-Embedded DSLs
☆14Updated 8 months ago
Alternatives and similar repositories for pyhdl-eval
Users that are interested in pyhdl-eval are comparing it to the libraries listed below
Sorting:
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆35Updated 3 weeks ago
- A toolchain for rapid design space exploration of chiplet architectures☆49Updated last week
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 3 years ago
- ☆25Updated last year
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆41Updated 7 months ago
- ☆52Updated 7 months ago
- sram/rram/mram.. compiler☆34Updated last year
- ☆59Updated 2 weeks ago
- ☆16Updated 3 years ago
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆22Updated last month
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆30Updated last year
- ☆33Updated 5 years ago
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆33Updated 3 months ago
- OpenDesign Flow Database☆16Updated 6 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 4 years ago
- This is a python repo for flattening Verilog☆16Updated this week
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 8 months ago
- A tool to generate optimized hardware files for univariate functions.☆28Updated last year
- [DATE 2022] PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs☆17Updated 3 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆21Updated 3 years ago
- ☆27Updated 5 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 4 years ago
- A static dataflow CGRA with dynamic dataflow execution capability☆10Updated 3 years ago
- DASS HLS Compiler☆29Updated last year
- Workshop on Open-Source EDA Technology (WOSET)☆49Updated 5 months ago
- Systolic-array based Deep Learning Accelerator generator☆24Updated 4 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- An infrastructure for integrated EDA☆40Updated last year
- CGRA framework with vectorization support.☆29Updated last week
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆46Updated 2 months ago