cornell-brg / pyhdl-eval
LLM Evaluation Framework for Hardware Design Using Python-Embedded DSLs
☆11Updated 7 months ago
Alternatives and similar repositories for pyhdl-eval:
Users that are interested in pyhdl-eval are comparing it to the libraries listed below
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 3 years ago
- ☆58Updated last year
- A toolchain for rapid design space exploration of chiplet architectures☆45Updated 2 weeks ago
- Dataset for ML-guided Accelerator Design☆36Updated 4 months ago
- sram/rram/mram.. compiler☆32Updated last year
- ☆25Updated 11 months ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆36Updated 6 months ago
- Project repo for the POSH on-chip network generator☆45Updated 2 weeks ago
- OpenDesign Flow Database☆16Updated 6 years ago
- Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)☆37Updated 3 months ago
- A tool to generate optimized hardware files for univariate functions.☆27Updated 11 months ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆22Updated 3 years ago
- CGRA framework with vectorization support.☆29Updated this week
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 4 years ago
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆22Updated this week
- ☆51Updated 5 months ago
- An open-source 3D IC design platform that leverages existing open EDA tools while incorporating tailored abstractions and customizations …☆20Updated 5 months ago
- An infrastructure for integrated EDA☆38Updated last year
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆44Updated 6 months ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆30Updated last year
- Natural language is not enough: Benchmarking multi-modal generative AI for Verilog generation (ICCAD 2024)☆20Updated 8 months ago
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆33Updated 2 weeks ago
- ABACUS is a tool for approximate logic synthesis☆14Updated 4 years ago
- Ratatoskr NoC Simulator☆24Updated 3 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- ☆34Updated 5 years ago
- ☆16Updated 3 years ago
- ☆15Updated 4 years ago
- A high-level performance analysis tool for FPGA-based accelerators☆20Updated 7 years ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆56Updated 3 years ago