Picrew / EDA_LLMLinks
Papers on LLM4EDA from 2023 and 2024
☆46Updated last year
Alternatives and similar repositories for EDA_LLM
Users that are interested in EDA_LLM are comparing it to the libraries listed below
Sorting:
- ☆258Updated last year
- An open-source benchmark for generating design RTL with natural language☆153Updated last year
- A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.☆248Updated 11 months ago
- Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)☆55Updated last year
- Generative Benchmark for LLM-Aided Hardware Design☆26Updated 7 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆64Updated 7 months ago
- AI Chip project☆34Updated 4 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆153Updated 8 months ago
- ☆33Updated last year
- ☆195Updated last year
- LLMs and the Future of Chip Design: Unveiling Security Risks and Building Trust☆36Updated last year
- ☆46Updated 5 years ago
- Verilog evaluation benchmark for large language model☆363Updated 6 months ago
- ☆29Updated 2 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆178Updated 6 years ago
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆77Updated 7 months ago
- A reading list for SRAM-based Compute-In-Memory (CIM) research.☆113Updated 2 months ago
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆119Updated 11 months ago
- IC implementation of Systolic Array for TPU☆324Updated last year
- An integrated CGRA design framework☆91Updated 10 months ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆48Updated last year
- FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool☆104Updated 6 months ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆167Updated 8 months ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆31Updated 2 years ago
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆223Updated last year
- IC implementation of TPU☆144Updated 6 years ago
- 关于移植模型至gemmini的文档☆32Updated 3 years ago
- ☆33Updated 3 weeks ago
- ☆229Updated 10 months ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆114Updated 5 years ago