Picrew / EDA_LLMLinks
Papers on LLM4EDA from 2023 and 2024
☆46Updated last year
Alternatives and similar repositories for EDA_LLM
Users that are interested in EDA_LLM are comparing it to the libraries listed below
Sorting:
- An open-source benchmark for generating design RTL with natural language☆155Updated last year
- Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)☆59Updated last year
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆66Updated 8 months ago
- ☆261Updated last year
- A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.☆250Updated last year
- LLMs and the Future of Chip Design: Unveiling Security Risks and Building Trust☆37Updated last year
- Generative Benchmark for LLM-Aided Hardware Design☆26Updated 8 months ago
- ☆109Updated 11 months ago
- ☆197Updated last year
- A toolchain for rapid design space exploration of chiplet architectures☆72Updated 6 months ago
- ☆46Updated last year
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆79Updated 7 months ago
- ☆30Updated 2 years ago
- ☆59Updated 3 weeks ago
- A reading list for SRAM-based Compute-In-Memory (CIM) research.☆117Updated 3 months ago
- MAGE: A Multi-Agent Engine for Automated RTL Code Generation☆86Updated 10 months ago
- An integrated CGRA design framework☆91Updated 10 months ago
- verilog实现TPU中的脉动阵列计算卷积的module☆156Updated 9 months ago
- A list of our chiplet simulaters☆48Updated 7 months ago
- Verilog evaluation benchmark for large language model☆372Updated 6 months ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆31Updated 2 years ago
- AI Chip project☆34Updated 4 years ago
- FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool☆107Updated 7 months ago
- The open-sourced version of BOOM-Explorer☆45Updated 2 years ago
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆124Updated last year
- ☆49Updated 5 years ago
- ☆234Updated 10 months ago
- Natural language is not enough: Benchmarking multi-modal generative AI for Verilog generation (ICCAD 2024)☆36Updated 7 months ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆180Updated 6 years ago
- ☆73Updated 7 years ago