Picrew / EDA_LLMLinks
Papers on LLM4EDA from 2023 and 2024
☆40Updated last year
Alternatives and similar repositories for EDA_LLM
Users that are interested in EDA_LLM are comparing it to the libraries listed below
Sorting:
- ☆226Updated last year
- An open-source benchmark for generating design RTL with natural language☆130Updated 9 months ago
- A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.☆223Updated 6 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆51Updated 3 months ago
- Generative Benchmark for LLM-Aided Hardware Design☆23Updated 3 months ago
- Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)☆47Updated 8 months ago
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆48Updated 2 months ago
- Verilog evaluation benchmark for large language model☆311Updated last month
- ☆272Updated 4 years ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆154Updated 4 months ago
- LLMs and the Future of Chip Design: Unveiling Security Risks and Building Trust☆29Updated last year
- ☆27Updated last year
- ☆179Updated 10 months ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆28Updated 2 years ago
- A list of our chiplet simulaters☆36Updated 2 months ago
- PANDA: Architecture-Level Power Evaluation by Unifying Analytical and Machine Learning Solutions☆16Updated last year
- CircuitNet: An Open-Source Dataset for Machine Learning Applications in Electronic Design Automation (EDA)☆397Updated last month
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆73Updated 5 months ago
- ☆34Updated 4 years ago
- The open-sourced version of BOOM-Explorer☆43Updated 2 years ago
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆51Updated 2 months ago
- ☆32Updated last year
- ☆19Updated 2 years ago
- An integrated CGRA design framework☆90Updated 5 months ago
- ☆70Updated 6 months ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆38Updated 10 months ago
- ☆20Updated 3 months ago
- FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool☆93Updated 2 months ago
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆86Updated 7 months ago
- A toolchain for rapid design space exploration of chiplet architectures☆58Updated last month