Picrew / EDA_LLM
Papers on LLM4EDA from 2023 and 2024
☆10Updated 4 months ago
Related projects ⓘ
Alternatives and complementary repositories for EDA_LLM
- ☆130Updated 4 months ago
- An open-source benchmark for generating design RTL with natural language☆70Updated 2 weeks ago
- ☆119Updated last month
- A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.☆129Updated last month
- ☆45Updated last month
- ☆37Updated 4 months ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆115Updated last month
- ☆19Updated 2 weeks ago
- ☆38Updated 2 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆35Updated 2 months ago
- An infrastructure for integrated EDA☆38Updated last year
- Verilog evaluation benchmark for large language model☆179Updated 3 months ago
- An Open-Source Tool for CGRA Accelerators☆57Updated 3 months ago
- ☆72Updated last month
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆20Updated last year
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆113Updated last week
- ☆29Updated last year
- An integrated CGRA design framework☆83Updated last week
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆97Updated 8 months ago
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆11Updated 2 years ago
- ☆21Updated 4 months ago
- A toolchain for rapid design space exploration of chiplet architectures☆33Updated 6 months ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆20Updated 3 weeks ago
- ☆9Updated 2 months ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆73Updated 7 months ago
- ☆100Updated 4 months ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆118Updated last month
- A circuit-element level explainer to explain machine learning model's prediction on chip layouts.☆17Updated last year
- A parallel global router using the Galois framework☆25Updated last year
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆17Updated 4 months ago