Alternatives and similar repositories for EDA_LLM

Users that are interested in EDA_LLM are comparing it to the libraries listed below

• Thinklab-SJTU / Awesome-LLM4EDA
  ☆222Updated last year
• hkust-zhiyao / RTLLM
  An open-source benchmark for generating design RTL with natural language
  ☆126Updated 9 months ago
• hkust-zhiyao / RTL-Coder
  A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.
  ☆215Updated 6 months ago
• aichipdesign / chipgptft
  Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)
  ☆45Updated 7 months ago
• hkust-zhiyao / MasterRTL
  MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design
  ☆51Updated 2 months ago
• ChatDesignVerification / GenBen
  Generative Benchmark for LLM-Aided Hardware Design
  ☆23Updated 2 months ago
• skycrapers / AM-Lib
  ☆27Updated last year
• magicYang1573 / llm-hardware-test-generation
  ☆32Updated last year
• FCAS-LAB / chiplet_simulators
  A list of our chiplet simulaters
  ☆33Updated last month
• DfX-NYUAD / LLM4IC
  LLMs and the Future of Chip Design: Unveiling Security Risks and Building Trust
  ☆27Updated last year
• zhaijw18 / mcpat-calib-public
  A RISC-V BOOM Microarchitecture Power Modeling Framework
  ☆27Updated 2 years ago
• shailja-thakur / VGen
  ☆179Updated 9 months ago
• PKU-IDEA / OpenPARF
  🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit
  ☆151Updated 3 months ago
• neurosim / DNN_NeuroSim_V1.4
  Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)
  ☆73Updated 5 months ago
• dldldlfma / super_small_toy_tpu
  ☆43Updated 4 years ago
• 0xtaruhi / Rabbit
  ☆21Updated 2 months ago
• lamda-bbo / Open3DBench
  Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".
  ☆43Updated last month
• hkust-zhiyao / PANDA
  PANDA: Architecture-Level Power Evaluation by Unifying Analytical and Machine Learning Solutions
  ☆16Updated last year
• hguq / HG-PIPE
  FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.
  ☆83Updated 6 months ago
• Entropy-xcy / sns
  ☆19Updated 2 years ago
• charley871103 / TPU
  AI Chip project
  ☆31Updated 4 years ago
• NVlabs / verilog-eval
  Verilog evaluation benchmark for large language model
  ☆299Updated 3 weeks ago
• spcl / rapidchiplet
  A toolchain for rapid design space exploration of chiplet architectures
  ☆56Updated 2 weeks ago
• hkust-zhiyao / AssertLLM
  Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs
  ☆36Updated 9 months ago
• Dazhuzhu-github / systolic-array
  verilog实现TPU中的脉动阵列计算卷积的module
  ☆129Updated 3 months ago
• gnodipac886 / ViT-FPGA-TPU
  FPGA based Vision Transformer accelerator (Harvard CS205)
  ☆123Updated 5 months ago
• gkrish19 / SIAM-Chiplet-based-Scalable-In-Memory-Acceleration-with-Mesh-for-Deep-Neural-Networks
  A comprehensive tool that allows for system-level performance estimation of chiplet-based In-Memory computing (IMC) architectures.
  ☆23Updated last year
• sunxt99 / PIMCOMP-NN
  ☆68Updated 5 months ago
• cjg91 / trans-fat
  An FPGA Accelerator for Transformer Inference
  ☆88Updated 3 years ago
• pku-dasys / pillars
  An integrated CGRA design framework
  ☆90Updated 4 months ago