lukasc-ch / ExtendedBitPlaneCompressionLinks
Provides the code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Lukas Cavigelli, Georg Rutishauser, Luca Benini.
☆19Updated 6 years ago
Alternatives and similar repositories for ExtendedBitPlaneCompression
Users that are interested in ExtendedBitPlaneCompression are comparing it to the libraries listed below
Sorting:
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 5 years ago
- A general framework for optimizing DNN dataflow on systolic array☆38Updated 4 years ago
- ☆71Updated 5 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆48Updated 8 months ago
- A DAG processor and compiler for a tree-based spatial datapath.☆14Updated 3 years ago
- MaxEVA: Maximizing the Efficiency of Matrix Multiplication on Versal AI Engine (accepted as full paper at FPT'23)☆20Updated last year
- Adaptive floating-point based numerical format for resilient deep learning☆14Updated 3 years ago
- ☆72Updated 2 years ago
- ☆36Updated 4 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆58Updated last week
- Designs for finalist teams of the DAC System Design Contest☆37Updated 5 years ago
- ☆29Updated 6 months ago
- ☆35Updated 5 years ago
- ☆35Updated 6 years ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆40Updated 2 years ago
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆25Updated 3 years ago
- BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing☆144Updated 5 years ago
- Approximate layers - TensorFlow extension☆26Updated 6 months ago
- ☆32Updated 4 years ago
- ☆60Updated 5 years ago
- ☆19Updated 4 years ago
- Eyeriss chip simulator☆37Updated 5 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆66Updated 4 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆87Updated last year
- ☆23Updated 4 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆21Updated 2 years ago
- HW/SW co-design of sentence-level energy optimizations for latency-aware multi-task NLP inference☆52Updated last year
- Docker container with tools for the Timeloop/Accelergy tutorial☆22Updated last year
- SAMO: Streaming Architecture Mapping Optimisation☆34Updated 2 years ago
- ☆24Updated 2 years ago