Provides the code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Lukas Cavigelli, Georg Rutishauser, Luca Benini.
☆19Oct 6, 2019Updated 6 years ago
Alternatives and similar repositories for ExtendedBitPlaneCompression
Users that are interested in ExtendedBitPlaneCompression are comparing it to the libraries listed below
Sorting:
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆25Jul 14, 2020Updated 5 years ago
- RTL code for the DPU chip designed for irregular graphs☆13May 30, 2022Updated 3 years ago
- Project where we conceptualized and designed a simple neural network accelerator, loosely based on the Eyeriss architecture, to accelerat…☆11Dec 13, 2019Updated 6 years ago
- Source code for the Base-Delta-Immediate Compression Algorithm (described in the PACT 2012 paper by Pekhimenko et al. at http://users.ece …☆28Mar 1, 2015Updated 11 years ago
- Static Block Floating Point Quantization for CNN☆37Jun 9, 2021Updated 4 years ago
- Code needed to reproduce results from my ICLR 2019 paper on fixed-point quantization of the backprop algorithm.☆10Jan 24, 2019Updated 7 years ago
- ☆13Oct 26, 2023Updated 2 years ago
- Low level design of a chip built for optimizing/accelerating CNN classifiers over gray scale images.☆13May 14, 2019Updated 6 years ago
- [ICLR 2022 Oral] F8Net: Fixed-Point 8-bit Only Multiplication for Network Quantization☆93May 5, 2022Updated 3 years ago
- ☆20Mar 6, 2022Updated 4 years ago
- BlockCIrculantRNN (LSTM and GRU) using TensorFlow☆14Oct 30, 2018Updated 7 years ago
- A general framework for optimizing DNN dataflow on systolic array☆39Jan 2, 2021Updated 5 years ago
- ☆16Jan 20, 2021Updated 5 years ago
- ☆17Feb 24, 2025Updated last year
- A DAG processor and compiler for a tree-based spatial datapath.☆16Aug 24, 2022Updated 3 years ago
- ☆10Mar 14, 2022Updated 4 years ago
- Template for projects using the Hwacha data-parallel accelerator☆34Nov 13, 2020Updated 5 years ago
- Stencil with Optimized Dataflow Architecture☆12Feb 27, 2024Updated 2 years ago
- AGARNet☆15Feb 10, 2020Updated 6 years ago
- PyTorch implementation of HashedNets☆38Apr 21, 2023Updated 2 years ago
- Mobilenet v1 (3,128,128, alpha=0.25) on STMH7 using STMCube AI☆10Oct 25, 2019Updated 6 years ago
- Neural Network Quantization With Fractional Bit-widths☆11Feb 19, 2021Updated 5 years ago
- Code for the Change-Based Inference Paper (CBinfer)☆10Jan 7, 2019Updated 7 years ago
- Verilog bit slicing for python☆11May 13, 2021Updated 4 years ago
- awesome image and video denoising, state of the art networks☆10Aug 2, 2019Updated 6 years ago
- ☆32Apr 21, 2019Updated 6 years ago
- [ICLR 2025] RaSA: Rank-Sharing Low-Rank Adaptation☆10May 19, 2025Updated 10 months ago
- A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs, with error detection capabili…☆14Aug 28, 2025Updated 6 months ago
- ☆10Nov 27, 2024Updated last year
- A tool to generate optimized hardware files for univariate functions.☆29Apr 5, 2024Updated last year
- Adaptive floating-point based numerical format for resilient deep learning☆14Apr 11, 2022Updated 3 years ago
- Tutorials on HLS Design☆51Jan 16, 2020Updated 6 years ago
- LVGL DEMOS STM32☆10Nov 15, 2022Updated 3 years ago
- ☆22Sep 27, 2022Updated 3 years ago
- Repository for compilation and cycle-accurate simulator for scale-out systolic arrays☆16Jan 4, 2023Updated 3 years ago
- [EMNLP 24] Source code for paper 'AdaZeta: Adaptive Zeroth-Order Tensor-Train Adaption for Memory-Efficient Large Language Models Fine-Tu…☆13Dec 15, 2024Updated last year
- A Lua-based framework for vision.☆20Jun 14, 2011Updated 14 years ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆295Oct 30, 2025Updated 4 months ago
- ☆30Feb 7, 2020Updated 6 years ago