☆21Oct 17, 2024Updated last year
Alternatives and similar repositories for CraftRTL
Users that are interested in CraftRTL are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ICCD'24 paper: "AutoVCoder: A systematic framework for automated verilog code generation"☆27Dec 17, 2024Updated last year
- ☆58Jan 6, 2026Updated 9 months ago
- ☆187Mar 10, 2025Updated last year
- ☆63Jul 13, 2026Updated 2 months ago
- Natural language is not enough: Benchmarking multi-modal generative AI for Verilog generation (ICCAD 2024)☆41Jun 17, 2025Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- [DATE 2025] haven: hallucination-mitigated llm for verilog code generation aligned with hdl engineers☆44Jul 9, 2025Updated last year
- Fix syntax errors of LLM-generated RTL☆57May 23, 2024Updated 2 years ago
- An open-source benchmark for generating design RTL with natural language☆236Aug 15, 2026Updated last month
- Fast Symbolic Repair of Hardware Design Code☆40Jan 20, 2025Updated last year
- Verilog evaluation benchmark for large language model☆479Jul 14, 2025Updated last year
- ☆17Jul 26, 2026Updated 2 months ago
- RTL-Repo: A Benchmark for Evaluating LLMs on Large-Scale RTL Design Projects - IEEE LAD'24☆35Jun 5, 2024Updated 2 years ago
- ☆18Apr 27, 2026Updated 5 months ago
- ☆50May 18, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆211Oct 17, 2024Updated last year
- ☆42Oct 17, 2024Updated last year
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆79May 29, 2025Updated last year
- A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.☆325Feb 9, 2025Updated last year
- MAGE: A Multi-Agent Engine for Automated RTL Code Generation☆140Apr 11, 2025Updated last year
- ☆22Nov 29, 2022Updated 3 years ago
- [ICLR 2025 Spotlight] LayerDAG: A Layerwise Autoregressive Diffusion Model of Directed Acyclic Graphs☆30Jan 26, 2025Updated last year
- ICCAD'23 Best Paper Award candidate: Robust GNN-based Representation Learning for HLS☆28May 23, 2024Updated 2 years ago
- ☆30Jan 30, 2025Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- DeepGate3 for ICCAD2024☆14May 26, 2025Updated last year
- GL0AM GPU Accelerated Gate Level Logic Simulator☆33Feb 11, 2026Updated 7 months ago
- ☆14Dec 31, 2023Updated 2 years ago
- Language Models for Code Completion: a Practical Evaluation☆13Jan 19, 2024Updated 2 years ago
- The official implementation of DeepRTL: Bridging Verilog Understanding and Generation with a Unified Representation Model (ICLR 2025)☆18Dec 18, 2025Updated 9 months ago
- ☆21Jan 7, 2026Updated 9 months ago
- A repository for academic works on RTL generation and Analog circuit generation based on LLM☆40Sep 27, 2026Updated last week
- ☆15Oct 8, 2024Updated 2 years ago
- ☆15Aug 1, 2024Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ISEDA'26 LEGO official Repo☆30Apr 8, 2026Updated 6 months ago
- [AAAI 2025 Oral] AnalogCoder: Analog Circuit Design via Training-Free Code Generation☆202Sep 12, 2026Updated 3 weeks ago
- Constrained random stimuli generation for C++ and SystemC☆54Nov 29, 2023Updated 2 years ago
- PowerSensor is a low-cost, custom-built device that measures the instantaneous power consumption of GPUs and other devices at a high time…☆11Jul 20, 2026Updated 2 months ago
- Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)☆62Dec 17, 2024Updated last year
- [ICCD2026] CPPL: A Circuit Prompt Programming Language☆21Aug 19, 2026Updated last month
- Offical implementation of the paper "Rhizomorph: The Coordinated Function of Shoots and Roots"☆15Nov 21, 2023Updated 2 years ago