Alternatives and similar repositories for VERT

Users that are interested in VERT are comparing it to the libraries listed below

• hkust-zhiyao / AssertLLM
  Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs
  ☆47Updated last year
• NVlabs / FVEval
  LLM Evaluation Benchmark on Hardware Formal Verification
  ☆34Updated 9 months ago
• gpt4rtl / AutoSVA2
  ☆17Updated 2 years ago
• hammad-a / verilog_repair
  Automated Repair of Verilog Hardware Descriptions
  ☆35Updated 11 months ago
• achieve-lab / assertion_data_for_LLM
  ☆23Updated 11 months ago
• ChatDesignVerification / GenBen
  Generative Benchmark for LLM-Aided Hardware Design
  ☆26Updated 7 months ago
• hkust-zhiyao / RTLLM
  An open-source benchmark for generating design RTL with natural language
  ☆153Updated last year
• HKUSTGZ-MICS-LYU / FlattenRTL
  This is a python repo for flattening Verilog
  ☆20Updated 3 weeks ago
• PrincetonUniversity / AutoSVA
  AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…
  ☆96Updated last year
• hkust-zhiyao / CircuitFusion
  CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)
  ☆30Updated 8 months ago
• ispras / hdl-benchmarks
  Collection of digital hardware modules & projects (benchmarks)
  ☆75Updated last month
• cad-polito-it / I99T
  ITC'99 benchmarks developed in the CAD Group at Politecnico di Torino
  ☆66Updated 7 months ago
• NVlabs / RTLFixer
  Fix syntax errors of LLM-generated RTL
  ☆40Updated last year
• AutoBench / CorrectBench
  ☆32Updated 2 weeks ago
• zshi0616 / python-deepgate
  ☆27Updated last year
• yaoxufeng / RTLRewriter-Bench
  ☆44Updated last year
• hkust-zhiyao / MasterRTL
  MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design
  ☆61Updated 7 months ago
• AutoBench / AutoBench
  ☆34Updated 8 months ago
• Entropy-xcy / sns
  ☆20Updated 3 years ago
• HKUST-GZ-VLSI / Design-Dataset
  This is a repo to store circuit design datasets
  ☆19Updated last year
• shailja-thakur / VGen
  ☆193Updated last year
• ekiwi / rtl-repair
  Fast Symbolic Repair of Hardware Design Code
  ☆32Updated 11 months ago
• hkustgz-zhang-lab / ABCPaperCheck
  Research paper based on or related to ABC.
  ☆64Updated last month
• DfX-NYUAD / GNNUnlock
  ☆16Updated 3 years ago
• NVlabs / verilog-eval
  Verilog evaluation benchmark for large language model
  ☆361Updated 5 months ago
• lsils / benchmarks
  EPFL logic synthesis benchmarks
  ☆224Updated last month
• ekiwi / simulator-independent-coverage
  Project Repo for the Simulator Independent Coverage Research
  ☆21Updated 2 years ago
• XS-MLVP / UCAgent
  UnityChip Verification AI-Agent
  ☆78Updated this week
• hkust-zhiyao / RTL-Coder
  A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.
  ☆246Updated 11 months ago
• ASU-VDA-Lab / MLCAD25-Contest-Scripts-Benchmarks
  ☆15Updated 3 months ago