☆42Dec 21, 2025Updated 4 months ago
Alternatives and similar repositories for CorrectBench
Users that are interested in CorrectBench are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆41Apr 11, 2025Updated last year
- ☆33Jul 1, 2024Updated last year
- LLM4DV☆20Sep 30, 2024Updated last year
- Verilog evaluation benchmark for large language model☆428Jul 14, 2025Updated 10 months ago
- ☆50Aug 7, 2025Updated 9 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- OriGen: Enhancing RTL Code Generation with Code-to-Code Augmentation and Self-Reflection(ICCAD 2024)☆32Oct 20, 2024Updated last year
- MAGE: A Multi-Agent Engine for Automated RTL Code Generation☆112Apr 11, 2025Updated last year
- An open-source benchmark for generating design RTL with natural language☆196Nov 8, 2024Updated last year
- A Modular Open-Source Hardware Fuzzing Framework☆37Dec 14, 2021Updated 4 years ago
- A framework for building hardware verification platform using software method☆36Apr 19, 2026Updated last month
- Fix syntax errors of LLM-generated RTL☆49May 23, 2024Updated last year
- ☆39Jul 12, 2025Updated 10 months ago
- Koishi's Day 2025 Paper (NeurIPS 2025): "Codifying Character Logic in Role-Playing"☆23Jan 15, 2026Updated 4 months ago
- LLM Evaluation Benchmark on Hardware Formal Verification☆43Apr 3, 2025Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆205Oct 17, 2024Updated last year
- A fast, accurate trace-based simulator for High-Level Synthesis.☆75Dec 19, 2025Updated 5 months ago
- Generative Benchmark for LLM-Aided Hardware Design☆29Jun 4, 2025Updated 11 months ago
- Converting systemverilog to verilog.☆10Feb 15, 2018Updated 8 years ago
- Language models for Coq based on data collected from the coq lsp.☆31Feb 23, 2026Updated 2 months ago
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Mar 27, 2025Updated last year
- ☆17May 24, 2023Updated 2 years ago
- PatchFuzz: Fuzzing for JavaScript Engine Incomplete Security Patches☆20Dec 17, 2025Updated 5 months ago
- Example SystemVerilog UVM Environment☆10Jun 23, 2015Updated 10 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆16Apr 14, 2023Updated 3 years ago
- Automated Repair of Verilog Hardware Descriptions☆39Jan 16, 2025Updated last year
- Artifact for TOSEM Submission: GiantRepair☆13Jun 26, 2024Updated last year
- Security Vulnerability Repair via Concolic Execution and Code Mutations☆19Sep 12, 2024Updated last year
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆101Mar 29, 2024Updated 2 years ago
- GeoT: Tensor Centric Library for Graph Neural Network via Efficient Segment Reduction on GPU☆24Mar 27, 2025Updated last year
- ☆156Mar 10, 2025Updated last year
- ☆13Jun 12, 2024Updated last year
- Tools for manipulating CHC and related files☆15Apr 21, 2023Updated 3 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- VS-Bench: Evaluating VLMs for Strategic Reasoning and Decision-Making in Multi-Agent Environments☆23Sep 30, 2025Updated 7 months ago
- ☆11Mar 8, 2021Updated 5 years ago
- ☆23Mar 12, 2026Updated 2 months ago
- [Mlsys'22] Understanding gnn computational graph: A coordinated computation, io, and memory perspective☆22Sep 11, 2023Updated 2 years ago
- Submission template for Tiny Tapeout SKY130 (ChipFoundry) shuttles - Verilog HDL Projects☆38Mar 14, 2026Updated 2 months ago
- Formally proven secure design of the RISC-V core BOOM (Berkeley Out-of-Order Machine) w.r.t. transient execution attacks (e.g., Meltdown …☆14Jan 17, 2025Updated last year
- 🧠️🖥️2️⃣️0️⃣️0️⃣️1️⃣️🏠️ The source repository for the open source AI2001 Artificial Intelligence project.☆25Aug 8, 2025Updated 9 months ago