AutoBench / CorrectBenchLinks
☆31Updated last week
Alternatives and similar repositories for CorrectBench
Users that are interested in CorrectBench are comparing it to the libraries listed below
Sorting:
- Generative Benchmark for LLM-Aided Hardware Design☆24Updated 6 months ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆44Updated last year
- ☆33Updated 8 months ago
- An open-source benchmark for generating design RTL with natural language☆152Updated last year
- ☆42Updated last year
- ☆25Updated 4 months ago
- ☆33Updated last year
- ☆20Updated 3 years ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆60Updated 7 months ago
- This is a python repo for flattening Verilog☆20Updated last week
- Fix syntax errors of LLM-generated RTL☆39Updated last year
- ☆26Updated last year
- This is a repo to store circuit design datasets☆19Updated last year
- ☆14Updated last year
- Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)☆55Updated last year
- OriGen: Enhancing RTL Code Generation with Code-to-Code Augmentation and Self-Reflection(ICCAD 2024)☆27Updated last year
- MAGE: A Multi-Agent Engine for Automated RTL Code Generation☆75Updated 8 months ago
- LLM Evaluation Benchmark on Hardware Formal Verification☆34Updated 8 months ago
- Dataset for ML-guided Accelerator Design☆43Updated last year
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆30Updated 8 months ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆34Updated last year
- An integrated CGRA design framework☆91Updated 9 months ago
- Fast Symbolic Repair of Hardware Design Code☆32Updated 11 months ago
- Automated Repair of Verilog Hardware Descriptions☆35Updated 11 months ago
- ☆193Updated last year
- PANDA: Architecture-Level Power Evaluation by Unifying Analytical and Machine Learning Solutions☆17Updated 2 years ago
- A list of our chiplet simulaters☆46Updated 6 months ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆30Updated 2 years ago
- FSA: Fusing FlashAttention within a Single Systolic Array☆81Updated 4 months ago
- ☆23Updated 10 months ago