Alternatives and similar repositories for CorrectBench

Users that are interested in CorrectBench are comparing it to the libraries listed below

• AutoBench / AutoBench
  ☆36Updated 9 months ago
• hkust-zhiyao / AssertLLM
  Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs
  ☆49Updated last year
• ChatDesignVerification / GenBen
  Generative Benchmark for LLM-Aided Hardware Design
  ☆26Updated 8 months ago
• yaoxufeng / RTLRewriter-Bench
  ☆44Updated last year
• hkust-zhiyao / RTLLM
  An open-source benchmark for generating design RTL with natural language
  ☆154Updated last year
• aichipdesign / chipgptft
  Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)
  ☆58Updated last year
• HKUSTGZ-MICS-LYU / FlattenRTL
  This is a python repo for flattening Verilog
  ☆20Updated last month
• stable-lab / MAGE
  MAGE: A Multi-Agent Engine for Automated RTL Code Generation
  ☆86Updated 9 months ago
• hkust-zhiyao / MasterRTL
  MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design
  ☆66Updated 8 months ago
• magicYang1573 / llm-hardware-test-generation
  ☆33Updated last year
• pku-liang / OriGen
  OriGen: Enhancing RTL Code Generation with Code-to-Code Augmentation and Self-Reflection(ICCAD 2024)
  ☆29Updated last year
• hkust-zhiyao / CircuitFusion
  CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)
  ☆33Updated 9 months ago
• NVlabs / FVEval
  LLM Evaluation Benchmark on Hardware Formal Verification
  ☆35Updated 10 months ago
• NVlabs / RTLFixer
  Fix syntax errors of LLM-generated RTL
  ☆41Updated last year
• IPRC-DIP / RealBench
  ☆32Updated 6 months ago
• cornell-zhang / HOGA
  Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits
  ☆35Updated last year
• Entropy-xcy / sns
  ☆20Updated 3 years ago
• HKUST-GZ-VLSI / Design-Dataset
  This is a repo to store circuit design datasets
  ☆19Updated 2 years ago
• ekiwi / rtl-repair
  Fast Symbolic Repair of Hardware Design Code
  ☆33Updated last year
• hkust-zhiyao / NetTAG
  NetTAG: A Multimodal RTL-and-Layout-Aligned Netlist Foundation Model via Text-Attributed Graph (DAC'25)
  ☆23Updated last month
• UIUC-ChenLab / Chrysalis-HLS
  ☆16Updated last year
• zshi0616 / python-deepgate
  ☆27Updated last year
• achieve-lab / assertion_data_for_LLM
  ☆23Updated last year
• shailja-thakur / VGen
  ☆197Updated last year
• iCAS-SJTU / Shift-Left-EDA-Papers
  This github repository summarizes relevant papers for shift left techniques in electronic design automation (EDA).
  ☆30Updated 4 months ago
• GATECH-EIC / mg-verilog
  ☆54Updated last year
• PrincetonUniversity / AutoSVA
  AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…
  ☆98Updated last year
• baichen318 / boom-explorer-public
  The open-sourced version of BOOM-Explorer
  ☆45Updated 2 years ago
• pku-dasys / easymac
  ☆18Updated 4 years ago
• JBlocklove / LLMs-for-EDA-Tutorial
  ☆59Updated 2 weeks ago