AutoBench / CorrectBenchLinks
☆33Updated 3 weeks ago
Alternatives and similar repositories for CorrectBench
Users that are interested in CorrectBench are comparing it to the libraries listed below
Sorting:
- ☆35Updated 9 months ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆48Updated last year
- An open-source benchmark for generating design RTL with natural language☆153Updated last year
- Generative Benchmark for LLM-Aided Hardware Design☆26Updated 7 months ago
- ☆44Updated last year
- ☆33Updated last year
- Fix syntax errors of LLM-generated RTL☆40Updated last year
- This is a python repo for flattening Verilog☆20Updated last month
- Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)☆55Updated last year
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆64Updated 7 months ago
- LLM Evaluation Benchmark on Hardware Formal Verification☆35Updated 9 months ago
- ☆20Updated 3 years ago
- MAGE: A Multi-Agent Engine for Automated RTL Code Generation☆84Updated 9 months ago
- ☆28Updated 5 months ago
- OriGen: Enhancing RTL Code Generation with Code-to-Code Augmentation and Self-Reflection(ICCAD 2024)☆28Updated last year
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆31Updated 9 months ago
- ☆16Updated last year
- Fast Symbolic Repair of Hardware Design Code☆32Updated 11 months ago
- ☆195Updated last year
- Collection of digital hardware modules & projects (benchmarks)☆75Updated last month
- An integrated CGRA design framework☆91Updated 10 months ago
- A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.☆248Updated 11 months ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆34Updated last year
- This is a repo to store circuit design datasets☆19Updated 2 years ago
- ☆27Updated last year
- UnityChip Verification AI-Agent☆82Updated this week
- Automated Repair of Verilog Hardware Descriptions☆35Updated last year
- A SystemVerilog Assertion dataset to improve hardware verification with LLMs.☆21Updated 7 months ago
- NetTAG: A Multimodal RTL-and-Layout-Aligned Netlist Foundation Model via Text-Attributed Graph (DAC'25)☆23Updated 3 weeks ago
- ☆59Updated 7 months ago