☆42Dec 21, 2025Updated 7 months ago
Alternatives and similar repositories for CorrectBench
Users that are interested in CorrectBench are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆44Apr 11, 2025Updated last year
- ☆33Jul 1, 2024Updated 2 years ago
- PRO-V: An Efficient Program Generation Multi-Agent System for Automatic RTL Verification☆36Dec 11, 2025Updated 8 months ago
- A SystemVerilog Assertion dataset to improve hardware verification with LLMs.☆28Jun 9, 2025Updated last year
- Verilog evaluation benchmark for large language model☆458Jul 14, 2025Updated last year
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- ☆30Jan 30, 2025Updated last year
- Fix syntax errors of LLM-generated RTL☆57May 23, 2024Updated 2 years ago
- Generative Benchmark for LLM-Aided Hardware Design☆30Jun 4, 2025Updated last year
- An open-source benchmark for generating design RTL with natural language☆218Nov 8, 2024Updated last year
- ☆204Jun 8, 2026Updated 2 months ago
- Contract-Aware RTL Code Generation Agents with Temporal Tracing, Slicing and Formal Verification☆23Jan 28, 2026Updated 6 months ago
- LLM Evaluation Benchmark on Hardware Formal Verification☆44Apr 3, 2025Updated last year
- NetTAG: A Multimodal RTL-and-Layout-Aligned Netlist Foundation Model via Text-Attributed Graph (DAC'25)☆25May 20, 2026Updated 2 months ago
- A Modular Open-Source Hardware Fuzzing Framework☆38Dec 14, 2021Updated 4 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- LLM4DV☆23Sep 30, 2024Updated last year
- TuRTLe: A Unified Evaluation of LLMs for RTL Generation 🐢 (MLCAD 2025, ACM TODAES 2026)☆48Jul 22, 2026Updated 2 weeks ago
- ICCD'24 paper: "AutoVCoder: A systematic framework for automated verilog code generation"☆25Dec 17, 2024Updated last year
- ICRTL Benchmark: Industrial-level RTL design challenges for evaluating PPA optimization, code generation, and LLM applications in EDA.☆26Jul 3, 2026Updated last month
- ☆57Jul 13, 2026Updated 3 weeks ago
- Fast Symbolic Repair of Hardware Design Code☆39Jan 20, 2025Updated last year
- The first large scale formally verified reasoning dataset for Verilog☆22May 16, 2025Updated last year
- This repository contains solutions to the practice problems available on the HDLBits platform, which cover a wide range of topics in Digi…☆13Apr 24, 2023Updated 3 years ago
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Mar 27, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ARCH hardware description language and compiler☆73Updated this week
- Python library for operations with VCD and other digital wave files☆55May 19, 2026Updated 2 months ago
- 32-bit 5-stage pipelined RISC-V processor in SystemVerilog☆39Oct 29, 2023Updated 2 years ago
- ☆14Jun 12, 2024Updated 2 years ago
- ☆11Mar 8, 2021Updated 5 years ago
- LLM-aided Hardware Design and Verification☆37May 11, 2026Updated 2 months ago
- Unified Sparse Library Wrapper Based on cuSPARSE☆12May 24, 2022Updated 4 years ago
- This repository explores writing cocotb-style tests in modern C++, using coroutines and strong typing, with the goal of maintaining a Pyt…☆28Feb 16, 2026Updated 5 months ago
- A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.☆345Feb 9, 2025Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- C++ implementation of FRAIGs. Won the 1st place in 2018 Cadence-sponsored contest in NTU DSnP.☆10Oct 21, 2020Updated 5 years ago
- In this realtime car detection we are using YOLOV8 model also known as Ultralytics, for the detection of vehicles and deep_sort_pytorch. …☆16Feb 8, 2025Updated last year
- ABACUS is a tool for approximate logic synthesis☆14Jul 13, 2020Updated 6 years ago
- Fuzzing for SpinalHDL☆17Oct 10, 2022Updated 3 years ago
- A synthesis flow for hybrid processing-in-RRAM modes☆12Jul 15, 2021Updated 5 years ago
- Automated Repair of Verilog Hardware Descriptions☆39Jan 16, 2025Updated last year
- [DATE 2025] haven: hallucination-mitigated llm for verilog code generation aligned with hdl engineers☆43Jul 9, 2025Updated last year