☆33Dec 21, 2025Updated 2 months ago
Alternatives and similar repositories for CorrectBench
Users that are interested in CorrectBench are comparing it to the libraries listed below
Sorting:
- ☆36Apr 11, 2025Updated 10 months ago
- ☆23Jan 30, 2025Updated last year
- ☆33Jul 1, 2024Updated last year
- ☆33Aug 7, 2025Updated 6 months ago
- Generative Benchmark for LLM-Aided Hardware Design☆27Jun 4, 2025Updated 8 months ago
- Verilog evaluation benchmark for large language model☆377Jul 14, 2025Updated 7 months ago
- An open-source benchmark for generating design RTL with natural language☆160Nov 8, 2024Updated last year
- OriGen: Enhancing RTL Code Generation with Code-to-Code Augmentation and Self-Reflection(ICCAD 2024)☆29Oct 20, 2024Updated last year
- ☆201Oct 17, 2024Updated last year
- MAGE: A Multi-Agent Engine for Automated RTL Code Generation☆88Apr 11, 2025Updated 10 months ago
- A framework for building hardware verification platform using software method☆33Dec 24, 2025Updated 2 months ago
- A Modular Open-Source Hardware Fuzzing Framework☆36Dec 14, 2021Updated 4 years ago
- Functional Verification of Physical Layer of PCI Express Gen5.0 Graduation Project Using UVM☆25Jul 17, 2025Updated 7 months ago
- LLM Evaluation Benchmark on Hardware Formal Verification☆36Apr 3, 2025Updated 10 months ago
- Fix syntax errors of LLM-generated RTL☆43May 23, 2024Updated last year
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 3 years ago
- Support code for DVCon 2021 paper submission☆12Mar 1, 2021Updated 5 years ago
- Automated Repair of Verilog Hardware Descriptions☆35Jan 16, 2025Updated last year
- ☆44May 18, 2024Updated last year
- UVM clock agent which frequency, duty cycle can be configured, clock slow and gating function are also available☆10Aug 24, 2020Updated 5 years ago
- This repository contains solutions to the practice problems available on the HDLBits platform, which cover a wide range of topics in Digi…☆12Apr 24, 2023Updated 2 years ago
- A set of yasnippets for emacs that assist with SystemVerilog☆11Nov 25, 2011Updated 14 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆99Mar 29, 2024Updated last year
- C++ implementation of FRAIGs. Won the 1st place in 2018 Cadence-sponsored contest in NTU DSnP.☆10Oct 21, 2020Updated 5 years ago
- Deep Learning for Nature Language Processing at Standford☆13Sep 19, 2016Updated 9 years ago
- Repository for the paper "T5APR: Empowering Automated Program Repair across Languages through Checkpoint Ensemble."☆11Oct 23, 2025Updated 4 months ago
- ☆21Feb 10, 2026Updated 2 weeks ago
- Tools for manipulating CHC and related files☆15Apr 21, 2023Updated 2 years ago
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Mar 27, 2025Updated 11 months ago
- Implementation of Supervised embedding models from [Learning End-to-End Goal-Oriented Dialog] paper.☆14Feb 25, 2019Updated 7 years ago
- Zhouyi model zoo (Maintained at https://github.com/Arm-China/Model_zoo)☆12Dec 30, 2024Updated last year
- Manycore platform Simulation tool for NoC-based platform at a Transactional Level Modeling level☆10Aug 30, 2016Updated 9 years ago
- OpenROAD Agent. This repository contain the model to train and testing the model using EDA Corpus dataset.☆21Jul 24, 2025Updated 7 months ago
- This repository includes the data and scripts utilized in the study titled "Improving LLM-based Verilog Code Generation with Data Augment…☆13Mar 24, 2025Updated 11 months ago
- A high-efficiency hybrid solving CEC algorithm☆14May 25, 2023Updated 2 years ago
- ☆11Mar 8, 2021Updated 4 years ago
- These benchmarks were used as a part of the ICCAD23 Contest Problem C ML for static IR drop prediction☆17Feb 22, 2024Updated 2 years ago
- ☆13Feb 14, 2026Updated 2 weeks ago
- Cell Layout Generation for DTCO/STCO Exploration Toolkit☆23May 24, 2025Updated 9 months ago