☆38Dec 21, 2025Updated 3 months ago
Alternatives and similar repositories for CorrectBench
Users that are interested in CorrectBench are comparing it to the libraries listed below
Sorting:
- ☆38Apr 11, 2025Updated 11 months ago
- ☆33Jul 1, 2024Updated last year
- LLM4DV☆18Sep 30, 2024Updated last year
- ☆23Jan 30, 2025Updated last year
- ☆35Aug 7, 2025Updated 7 months ago
- Verilog evaluation benchmark for large language model☆386Jul 14, 2025Updated 8 months ago
- MAGE: A Multi-Agent Engine for Automated RTL Code Generation☆91Apr 11, 2025Updated 11 months ago
- OriGen: Enhancing RTL Code Generation with Code-to-Code Augmentation and Self-Reflection(ICCAD 2024)☆29Oct 20, 2024Updated last year
- Unified Sparse Library Wrapper Based on cuSPARSE☆12May 24, 2022Updated 3 years ago
- An open-source benchmark for generating design RTL with natural language☆174Nov 8, 2024Updated last year
- ☆31Jul 12, 2025Updated 8 months ago
- A Modular Open-Source Hardware Fuzzing Framework☆37Dec 14, 2021Updated 4 years ago
- Fix syntax errors of LLM-generated RTL☆44May 23, 2024Updated last year
- A framework for building hardware verification platform using software method☆33Dec 24, 2025Updated 2 months ago
- Koishi's Day 2025 Paper (NeurIPS 2025): "Codifying Character Logic in Role-Playing"☆23Jan 15, 2026Updated 2 months ago
- LLM Evaluation Benchmark on Hardware Formal Verification☆40Apr 3, 2025Updated 11 months ago
- ☆200Oct 17, 2024Updated last year
- A fast, accurate trace-based simulator for High-Level Synthesis.☆74Dec 19, 2025Updated 3 months ago
- Generative Benchmark for LLM-Aided Hardware Design☆27Jun 4, 2025Updated 9 months ago
- Language models for Coq based on data collected from the coq lsp.☆29Feb 23, 2026Updated 3 weeks ago
- Converting systemverilog to verilog.☆10Feb 15, 2018Updated 8 years ago
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Mar 27, 2025Updated 11 months ago
- ☆15May 24, 2023Updated 2 years ago
- PatchFuzz: Fuzzing for JavaScript Engine Incomplete Security Patches☆19Dec 17, 2025Updated 3 months ago
- Example SystemVerilog UVM Environment☆10Jun 23, 2015Updated 10 years ago
- Automated Repair of Verilog Hardware Descriptions☆37Jan 16, 2025Updated last year
- ☆14Apr 14, 2023Updated 2 years ago
- Artifact for TOSEM Submission: GiantRepair☆13Jun 26, 2024Updated last year
- Security Vulnerability Repair via Concolic Execution and Code Mutations☆19Sep 12, 2024Updated last year
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆99Mar 29, 2024Updated last year
- ☆126Mar 10, 2025Updated last year
- ☆13Jun 12, 2024Updated last year
- Tools for manipulating CHC and related files☆15Apr 21, 2023Updated 2 years ago
- ☆11Mar 8, 2021Updated 5 years ago
- ☆20Mar 12, 2026Updated last week
- [Mlsys'22] Understanding gnn computational graph: A coordinated computation, io, and memory perspective☆22Sep 11, 2023Updated 2 years ago
- 🧠️🖥️2️⃣️0️⃣️0️⃣️1️⃣️🏠️ The source repository for the open source AI2001 Artificial Intelligence project.☆24Aug 8, 2025Updated 7 months ago
- ☆42Jan 6, 2026Updated 2 months ago
- ☆13Feb 14, 2026Updated last month