Alternatives and similar repositories for CorrectBench

Users that are interested in CorrectBench are comparing it to the libraries listed below

• AutoBench / AutoBench
  ☆35Updated 9 months ago
• hkust-zhiyao / AssertLLM
  Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs
  ☆48Updated last year
• hkust-zhiyao / RTLLM
  An open-source benchmark for generating design RTL with natural language
  ☆153Updated last year
• ChatDesignVerification / GenBen
  Generative Benchmark for LLM-Aided Hardware Design
  ☆26Updated 7 months ago
• yaoxufeng / RTLRewriter-Bench
  ☆44Updated last year
• magicYang1573 / llm-hardware-test-generation
  ☆33Updated last year
• NVlabs / RTLFixer
  Fix syntax errors of LLM-generated RTL
  ☆40Updated last year
• HKUSTGZ-MICS-LYU / FlattenRTL
  This is a python repo for flattening Verilog
  ☆20Updated last month
• aichipdesign / chipgptft
  Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)
  ☆55Updated last year
• hkust-zhiyao / MasterRTL
  MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design
  ☆64Updated 7 months ago
• NVlabs / FVEval
  LLM Evaluation Benchmark on Hardware Formal Verification
  ☆35Updated 9 months ago
• Entropy-xcy / sns
  ☆20Updated 3 years ago
• stable-lab / MAGE
  MAGE: A Multi-Agent Engine for Automated RTL Code Generation
  ☆84Updated 9 months ago
• IPRC-DIP / RealBench
  ☆28Updated 5 months ago
• pku-liang / OriGen
  OriGen: Enhancing RTL Code Generation with Code-to-Code Augmentation and Self-Reflection(ICCAD 2024)
  ☆28Updated last year
• hkust-zhiyao / CircuitFusion
  CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)
  ☆31Updated 9 months ago
• UIUC-ChenLab / Chrysalis-HLS
  ☆16Updated last year
• ekiwi / rtl-repair
  Fast Symbolic Repair of Hardware Design Code
  ☆32Updated 11 months ago
• shailja-thakur / VGen
  ☆195Updated last year
• ispras / hdl-benchmarks
  Collection of digital hardware modules & projects (benchmarks)
  ☆75Updated last month
• pku-dasys / pillars
  An integrated CGRA design framework
  ☆91Updated 10 months ago
• hkust-zhiyao / RTL-Coder
  A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.
  ☆248Updated 11 months ago
• cornell-zhang / HOGA
  Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits
  ☆34Updated last year
• HKUST-GZ-VLSI / Design-Dataset
  This is a repo to store circuit design datasets
  ☆19Updated 2 years ago
• zshi0616 / python-deepgate
  ☆27Updated last year
• XS-MLVP / UCAgent
  UnityChip Verification AI-Agent
  ☆82Updated this week
• hammad-a / verilog_repair
  Automated Repair of Verilog Hardware Descriptions
  ☆35Updated last year
• AnandMenon12 / VERT
  A SystemVerilog Assertion dataset to improve hardware verification with LLMs.
  ☆21Updated 7 months ago
• hkust-zhiyao / NetTAG
  NetTAG: A Multimodal RTL-and-Layout-Aligned Netlist Foundation Model via Text-Attributed Graph (DAC'25)
  ☆23Updated 3 weeks ago
• JBlocklove / LLMs-for-EDA-Tutorial
  ☆59Updated 7 months ago