☆44Dec 21, 2025Updated 10 months ago
Alternatives and similar repositories for CorrectBench
Users that are interested in CorrectBench are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆46Apr 11, 2025Updated last year
- ☆33Jul 1, 2024Updated 2 years ago
- ☆11Feb 26, 2025Updated last year
- PRO-V: An Efficient Program Generation Multi-Agent System for Automatic RTL Verification☆36Dec 11, 2025Updated 10 months ago
- A SystemVerilog Assertion dataset to improve hardware verification with LLMs.☆30Jun 9, 2025Updated last year
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- LLM Evaluation Benchmark on Hardware Formal Verification☆45Apr 3, 2025Updated last year
- ☆31Jan 30, 2025Updated last year
- LintLLM is an open-source Verilog linting framework powered by Large Language Models (LLMs).☆12Aug 14, 2026Updated 2 months ago
- ICCD'24 paper: "AutoVCoder: A systematic framework for automated verilog code generation"☆27Dec 17, 2024Updated last year
- Verilog evaluation benchmark for large language model☆490Jul 14, 2025Updated last year
- WaveEye is an AXI4-Lite protocol root cause analysis tool that explains why a violation must occur by identifying missing inter-FSM depen…☆13Mar 30, 2026Updated 6 months ago
- Fix syntax errors of LLM-generated RTL☆60May 23, 2024Updated 2 years ago
- An open-source benchmark for generating design RTL with natural language☆242Aug 15, 2026Updated 2 months ago
- TuRTLe: A Unified Evaluation of LLMs for RTL Generation 🐢 (MLCAD 2025, ACM TODAES 2026)☆53Jul 22, 2026Updated 3 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆10Sep 29, 2024Updated 2 years ago
- ☆241Jun 8, 2026Updated 4 months ago
- ☆15May 26, 2026Updated 5 months ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆72Oct 28, 2024Updated 2 years ago
- ☆11Oct 16, 2026Updated last week
- Generative Benchmark for LLM-Aided Hardware Design☆30Jun 4, 2025Updated last year
- Verilog auto debug with Gpts☆11Feb 25, 2025Updated last year
- Automated Repair of Verilog Hardware Descriptions☆39Jan 16, 2025Updated last year
- LLM4DV☆23Sep 30, 2024Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A Modular Open-Source Hardware Fuzzing Framework☆38Dec 14, 2021Updated 4 years ago
- ☆10Nov 20, 2024Updated last year
- [ICCAD'26] Forbench: Symbolic Simulation Helps Make Your Testbench More Formal☆15Sep 8, 2026Updated last month
- A high-efficiency hybrid solving CEC algorithm☆14May 25, 2023Updated 3 years ago
- NetTAG: A Multimodal RTL-and-Layout-Aligned Netlist Foundation Model via Text-Attributed Graph (DAC'25)☆25May 20, 2026Updated 5 months ago
- [NeurIPS 2026] Veri-Sure: Multi-Agent RTL Code Generation with Temporal Tracing, Slicing and Formal Verification☆28Updated this week
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.☆17Aug 13, 2022Updated 4 years ago
- This is a python repo for flattening Verilog☆19Dec 19, 2025Updated 10 months ago
- GPU kernel verification with Pulse☆24Oct 23, 2026Updated last week
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- This repository contains solutions to the practice problems available on the HDLBits platform, which cover a wide range of topics in Digi…☆13Apr 24, 2023Updated 3 years ago
- Converting systemverilog to verilog.☆10Feb 15, 2018Updated 8 years ago
- Fast Symbolic Repair of Hardware Design Code☆40Jan 20, 2025Updated last year
- Digital logic benchmark suite☆94Sep 28, 2026Updated last month
- This repository includes the data and scripts utilized in the study titled "Improving LLM-based Verilog Code Generation with Data Augment…☆14Mar 24, 2025Updated last year
- ☆298Jul 8, 2024Updated 2 years ago
- A framework for building hardware verification platform using software method☆41Updated this week