AutoBench / CorrectBenchLinks
☆23Updated 6 months ago
Alternatives and similar repositories for CorrectBench
Users that are interested in CorrectBench are comparing it to the libraries listed below
Sorting:
- This is a python repo for flattening Verilog☆19Updated 4 months ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆38Updated 11 months ago
- ☆40Updated last year
- Generative Benchmark for LLM-Aided Hardware Design☆25Updated 4 months ago
- An open-source benchmark for generating design RTL with natural language☆133Updated 11 months ago
- ☆31Updated last year
- ☆28Updated 6 months ago
- ☆14Updated last year
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆56Updated 4 months ago
- Fast Symbolic Repair of Hardware Design Code☆26Updated 8 months ago
- This is a repo to store circuit design datasets☆18Updated last year
- ☆19Updated 2 years ago
- Dataset for ML-guided Accelerator Design☆38Updated 10 months ago
- Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)☆49Updated 9 months ago
- The open-sourced version of BOOM-Explorer☆43Updated 2 years ago
- An integrated CGRA design framework☆91Updated 6 months ago
- PANDA: Architecture-Level Power Evaluation by Unifying Analytical and Machine Learning Solutions☆16Updated last year
- A list of our chiplet simulaters☆41Updated 3 months ago
- ☆23Updated last year
- Fix syntax errors of LLM-generated RTL☆39Updated last year
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆32Updated last year
- A toolchain for rapid design space exploration of chiplet architectures☆60Updated 2 months ago
- ☆17Updated 6 years ago
- ☆16Updated 3 years ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆29Updated 2 years ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆52Updated 9 months ago
- Verification environment for the OpenHW Group's CORE-V High Performance Data Cache controller.☆18Updated 7 months ago
- This repository contains the verification suite for verifying Berkeley Out-of-Order Machine (BOOM) against transient execution attacks ba…☆19Updated 2 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆89Updated last year
- About the source code of "Merging Similar Patterns for Hardware Prefetching" paper, which is accepted in MICRO 2022.☆14Updated 2 years ago