NVlabs / RTLFixer
Fix syntax errors of LLM-generated RTL
☆29Updated 11 months ago
Alternatives and similar repositories for RTLFixer
Users that are interested in RTLFixer are comparing it to the libraries listed below
Sorting:
- An open-source benchmark for generating design RTL with natural language☆106Updated 6 months ago
- A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.☆191Updated 3 months ago
- ChatEDA: A Large Language Model Powered Autonomous Agent for EDA☆24Updated 10 months ago
- Natural language is not enough: Benchmarking multi-modal generative AI for Verilog generation (ICCAD 2024)☆23Updated 10 months ago
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆10Updated last month
- LLM4HWDesign Starting Toolkit☆17Updated 7 months ago
- ☆11Updated 9 months ago
- ☆149Updated 6 months ago
- LLMs and the Future of Chip Design: Unveiling Security Risks and Building Trust☆27Updated 11 months ago
- ☆25Updated 3 weeks ago
- ☆52Updated 7 months ago
- Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)☆40Updated 4 months ago
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated last year
- ☆42Updated 7 months ago
- ☆23Updated last month
- LLM Evaluation Benchmark on Hardware Formal Verification☆13Updated last month
- MAGE: A Multi-Agent Engine for Automated RTL Code Generation☆42Updated last month
- ☆21Updated 2 years ago
- ☆29Updated 10 months ago
- [DATE 2025] haven: hallucination-mitigated llm for verilog code generation aligned with hdl engineers☆15Updated 3 weeks ago
- VeRLPy is an open-source python library developed to improve the digital hardware verification process by using Reinforcement Learning (R…☆25Updated 2 years ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆29Updated 6 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆48Updated 7 months ago
- ☆192Updated 10 months ago
- SpecLLM: Exploring Generation and Review of VLSI Design Specification with Large Language Model☆13Updated last year
- This is a python repo for flattening Verilog☆16Updated this week
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆26Updated 8 months ago
- OriGen: Enhancing RTL Code Generation with Code-to-Code Augmentation and Self-Reflection(ICCAD 2024)☆18Updated 6 months ago
- ☆27Updated 2 months ago
- Verilog evaluation benchmark for large language model☆259Updated 3 months ago