NVlabs / RTLFixerLinks
Fix syntax errors of LLM-generated RTL
☆36Updated last year
Alternatives and similar repositories for RTLFixer
Users that are interested in RTLFixer are comparing it to the libraries listed below
Sorting:
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆38Updated 10 months ago
- An open-source benchmark for generating design RTL with natural language☆130Updated 9 months ago
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆23Updated 4 months ago
- This is a repo to store circuit design datasets☆19Updated last year
- LLM Evaluation Benchmark on Hardware Formal Verification☆29Updated 5 months ago
- ☆32Updated last year
- MAGE: A Multi-Agent Engine for Automated RTL Code Generation☆59Updated 4 months ago
- ☆19Updated 2 years ago
- This is a python repo for flattening Verilog☆19Updated 3 months ago
- ☆53Updated 3 months ago
- ☆179Updated 10 months ago
- ☆36Updated last year
- ☆24Updated 5 months ago
- ☆17Updated last year
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆51Updated 3 months ago
- A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.☆223Updated 6 months ago
- OriGen: Enhancing RTL Code Generation with Code-to-Code Augmentation and Self-Reflection(ICCAD 2024)☆23Updated 10 months ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆31Updated last year
- ☆47Updated 10 months ago
- ☆26Updated 4 months ago
- ☆16Updated 7 months ago
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated last year
- NetTAG: A Multimodal RTL-and-Layout-Aligned Netlist Foundation Model via Text-Attributed Graph (DAC'25)☆14Updated 2 weeks ago
- ☆47Updated 3 months ago
- LLMs and the Future of Chip Design: Unveiling Security Risks and Building Trust☆29Updated last year
- Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)☆47Updated 8 months ago
- Fast Symbolic Repair of Hardware Design Code☆25Updated 7 months ago
- ☆226Updated last year
- Automated Repair of Verilog Hardware Descriptions☆33Updated 7 months ago
- SpecLLM: Exploring Generation and Review of VLSI Design Specification with Large Language Model☆15Updated last year