NVlabs / RTLFixer
Fix syntax errors of LLM-generated RTL
☆24Updated 8 months ago
Alternatives and similar repositories for RTLFixer:
Users that are interested in RTLFixer are comparing it to the libraries listed below
- VeRLPy is an open-source python library developed to improve the digital hardware verification process by using Reinforcement Learning (R…☆25Updated 2 years ago
- Natural language is not enough: Benchmarking multi-modal generative AI for Verilog generation (ICCAD 2024)☆19Updated 7 months ago
- LLM4HWDesign Starting Toolkit☆17Updated 4 months ago
- An open-source benchmark for generating design RTL with natural language☆86Updated 3 months ago
- ☆21Updated 2 years ago
- ☆49Updated 4 months ago
- Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)☆35Updated 2 months ago
- ☆158Updated 7 months ago
- A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.☆157Updated last week
- ChatEDA: A Large Language Model Powered Autonomous Agent for EDA☆19Updated 7 months ago
- ChiPBench:Benchmarking End-to-End Performance of AI-based Chip Placement Algorithms☆26Updated this week
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated last year
- This is a python repo for flattening Verilog☆16Updated last month
- LLM Evaluation Benchmark on Hardware Formal Verification☆11Updated 8 months ago
- Datasets for EDA LLM research☆20Updated last month
- ☆75Updated 3 weeks ago
- vRTLmod modifies Verilator generated RTL simulation code for faul-injection purposes. It transforms source code with the help of LLVM/C…☆13Updated 5 months ago
- ☆12Updated last year
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆42Updated 2 years ago
- ☆41Updated this week
- LLMs and the Future of Chip Design: Unveiling Security Risks and Building Trust☆23Updated 9 months ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆23Updated 3 months ago
- Automatic generation of architecture-level models for hardware from its RTL design.☆14Updated last year
- ☆28Updated 3 years ago
- ☆10Updated 6 months ago
- ☆39Updated last year
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆41Updated 5 months ago
- ☆25Updated 9 months ago
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆22Updated 4 months ago
- ☆13Updated 7 months ago