Fix syntax errors of LLM-generated RTL
☆45May 23, 2024Updated last year
Alternatives and similar repositories for RTLFixer
Users that are interested in RTLFixer are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Papers on LLM4EDA from 2023 and 2024☆47Jul 6, 2024Updated last year
- ☆199Oct 17, 2024Updated last year
- A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.☆265Feb 9, 2025Updated last year
- ☆43Mar 10, 2025Updated last year
- ☆18Jul 11, 2021Updated 4 years ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆53Oct 28, 2024Updated last year
- This is a repo to store circuit design datasets☆19Jan 17, 2024Updated 2 years ago
- Automated Repair of Verilog Hardware Descriptions☆37Jan 16, 2025Updated last year
- ☆268Jul 8, 2024Updated last year
- An open-source benchmark for generating design RTL with natural language☆174Nov 8, 2024Updated last year
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆34Apr 13, 2025Updated 11 months ago
- GPU-enabled Hardware Fuzzer using Genetic Algorithm☆20Jul 12, 2023Updated 2 years ago
- ☆13Feb 14, 2026Updated last month
- LLM Evaluation Benchmark on Hardware Formal Verification☆40Apr 3, 2025Updated 11 months ago
- ☆55Oct 8, 2024Updated last year
- NetTAG: A Multimodal RTL-and-Layout-Aligned Netlist Foundation Model via Text-Attributed Graph (DAC'25)☆24Dec 21, 2025Updated 3 months ago
- ☆99Jun 24, 2025Updated 8 months ago
- Fuzz everything! Now let's fuzz chip!☆35Feb 11, 2026Updated last month
- ☆20Mar 12, 2026Updated last week
- This repository includes the data and scripts utilized in the study titled "Improving LLM-based Verilog Code Generation with Data Augment…☆14Mar 24, 2025Updated 11 months ago
- ☆14Oct 25, 2023Updated 2 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆99Mar 29, 2024Updated last year
- LLMs and the Future of Chip Design: Unveiling Security Risks and Building Trust☆38May 17, 2024Updated last year
- Official code of paper "MICSim: A Modular Simulator for Mixed-signal Compute-in-Memory based AI Accelerator", ASP-DAC 2025☆36Oct 15, 2025Updated 5 months ago
- This is a python repo for flattening Verilog☆20Dec 19, 2025Updated 3 months ago
- Verilog evaluation benchmark for large language model☆391Jul 14, 2025Updated 8 months ago
- OriGen: Enhancing RTL Code Generation with Code-to-Code Augmentation and Self-Reflection(ICCAD 2024)☆29Oct 20, 2024Updated last year
- ☆38Dec 21, 2025Updated 3 months ago
- ☆17Nov 19, 2023Updated 2 years ago
- Microarchitectural control flow integrity (𝜇CFI) verification checks whether there exists a control or data flow from instruction's ope…☆16Feb 12, 2026Updated last month
- ☆25Mar 1, 2023Updated 3 years ago
- ILA Model Database☆24Sep 27, 2020Updated 5 years ago
- A Modular Open-Source Hardware Fuzzing Framework☆37Dec 14, 2021Updated 4 years ago
- ☆13Jan 20, 2023Updated 3 years ago
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Jun 17, 2024Updated last year
- Reasoning LLMs optimized for Chisel code generation☆24Jun 19, 2025Updated 9 months ago
- ☆28Mar 31, 2025Updated 11 months ago
- Code repository for Coppelia tool☆23Nov 12, 2020Updated 5 years ago
- ChatEDA: A Large Language Model Powered Autonomous Agent for EDA (TCAD'24, NAACL'25)☆46May 21, 2025Updated 10 months ago