Fix syntax errors of LLM-generated RTL
☆43May 23, 2024Updated last year
Alternatives and similar repositories for RTLFixer
Users that are interested in RTLFixer are comparing it to the libraries listed below
Sorting:
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆33Apr 13, 2025Updated 10 months ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆50Oct 28, 2024Updated last year
- GPU-enabled Hardware Fuzzer using Genetic Algorithm☆20Jul 12, 2023Updated 2 years ago
- NetTAG: A Multimodal RTL-and-Layout-Aligned Netlist Foundation Model via Text-Attributed Graph (DAC'25)☆23Dec 21, 2025Updated 2 months ago
- This is a repo to store circuit design datasets☆19Jan 17, 2024Updated 2 years ago
- Papers on LLM4EDA from 2023 and 2024☆46Jul 6, 2024Updated last year
- ☆43Mar 10, 2025Updated 11 months ago
- ☆18Jul 11, 2021Updated 4 years ago
- A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.☆253Feb 9, 2025Updated last year
- Automated Repair of Verilog Hardware Descriptions☆35Jan 16, 2025Updated last year
- ☆265Jul 8, 2024Updated last year
- ☆201Oct 17, 2024Updated last year
- Fuzz everything! Now let's fuzz chip!☆34Feb 11, 2026Updated 2 weeks ago
- This repository includes the data and scripts utilized in the study titled "Improving LLM-based Verilog Code Generation with Data Augment…☆13Mar 24, 2025Updated 11 months ago
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Jun 17, 2024Updated last year
- ☆20Updated this week
- An open-source benchmark for generating design RTL with natural language☆160Nov 8, 2024Updated last year
- propositional satisfiability problem (SAT) goes neural and deep☆12Aug 17, 2021Updated 4 years ago
- ☆13Feb 14, 2026Updated 2 weeks ago
- ☆10Oct 15, 2021Updated 4 years ago
- Microarchitectural control flow integrity (𝜇CFI) verification checks whether there exists a control or data flow from instruction's ope…☆16Feb 12, 2026Updated 2 weeks ago
- A continuous local search SAT solver based on Fourier expansion for hybrid Boolean constraints.☆12Sep 18, 2024Updated last year
- ☆54Oct 8, 2024Updated last year
- FPGA 2025 SAT Accel: A modern SAT Solver on FPGA Repository☆14Mar 13, 2025Updated 11 months ago
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- Official repository for paper "Goal-Aware Neural SAT Solver"☆17Jun 10, 2023Updated 2 years ago
- LLMs and the Future of Chip Design: Unveiling Security Risks and Building Trust☆38May 17, 2024Updated last year
- ☆14Oct 25, 2023Updated 2 years ago
- Official Repository for the ICLR 2022 paper "Generalization of Neural Combinatorial Solvers through the Lens of Adversarial Robustness"☆13Nov 20, 2022Updated 3 years ago
- ☆13Jan 20, 2023Updated 3 years ago
- LLM Evaluation Benchmark on Hardware Formal Verification☆36Apr 3, 2025Updated 11 months ago
- Python version of tools to work with AIG formatted files☆12May 20, 2025Updated 9 months ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆99Mar 29, 2024Updated last year
- ☆98Jun 24, 2025Updated 8 months ago
- ☆15Nov 9, 2022Updated 3 years ago
- Hardware Formal Verification☆17Aug 10, 2020Updated 5 years ago
- ☆16Dec 30, 2023Updated 2 years ago
- LLM4HWDesign Starting Toolkit☆19Oct 4, 2024Updated last year
- ☆28Mar 31, 2025Updated 11 months ago