Alternatives and similar repositories for RTLFixer:

Users that are interested in RTLFixer are comparing it to the libraries listed below

• GATECH-EIC / LLM4HWDesign_Starting_Toolkit
  LLM4HWDesign Starting Toolkit
  ☆17Updated 3 months ago
• iwls2020-lsml-contest / iwls2020-lsml-contest
  ☆21Updated 2 years ago
• IPRC-DIP / CodeV
  ☆17Updated 4 months ago
• hkust-zhiyao / RTL-Coder
  A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.
  ☆142Updated 3 months ago
• JBlocklove / LLMs-for-EDA-Tutorial
  ☆46Updated 3 months ago
• UCLA-VAST / GNN-DSE
  DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"
  ☆40Updated last year
• yuzeng2333 / autoGenILA
  Automatic generation of architecture-level models for hardware from its RTL design.
  ☆13Updated last year
• shailja-thakur / VGen
  ☆125Updated 3 months ago
• NVlabs / FVEval
  LLM Evaluation Benchmark on Hardware Formal Verification
  ☆10Updated 7 months ago
• Thinklab-SJTU / Awesome-LLM4EDA
  ☆146Updated 6 months ago
• aichipdesign / chipgptv
  Natural language is not enough: Benchmarking multi-modal generative AI for Verilog generation (ICCAD 2024)
  ☆14Updated 6 months ago
• wuhy68 / ChatEDAv1
  ChatEDA: A Large Language Model Powered Autonomous Agent for EDA
  ☆18Updated 6 months ago
• NVlabs / iccad2020-GPUgatesim
  ☆13Updated 4 years ago
• aichipdesign / chipgptft
  Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)
  ☆32Updated last month
• aebeljs / VeRLPy
  VeRLPy is an open-source python library developed to improve the digital hardware verification process by using Reinforcement Learning (R…
  ☆25Updated 2 years ago
• GATECH-EIC / mg-verilog
  ☆35Updated 3 months ago
• lesliepy99 / RAG-EDA
  ☆12Updated 6 months ago
• gpt4rtl / AutoSVA2
  ☆12Updated last year
• hkust-zhiyao / RTLLM
  An open-source benchmark for generating design RTL with natural language
  ☆77Updated 2 months ago
• scale-lab / BACS
  Benchmarks for Approximate Circuit Synthesis
  ☆15Updated 4 years ago
• HKUSTGZ-MICS-LYU / FlattenRTL
  This is a python repo for flattening Verilog
  ☆15Updated last week
• OpenROAD-Assistant / EDA-Corpus
  Datasets for EDA LLM research
  ☆20Updated this week
• ekiwi / open-source-formal-verification-for-chisel
  ☆12Updated 3 years ago
• BiEchi / chipyard
  ☆10Updated 3 years ago
• hkust-zhiyao / AssertLLM
  Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs
  ☆20Updated 2 months ago
• harvard-acc / FlexASR
  FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks
  ☆42Updated 2 years ago
• NVlabs / GL0AM
  GL0AM GPU Accelerated Gate Level Logic Simulator
  ☆10Updated 2 months ago
• HKUST-GZ-VLSI / Design-Dataset
  This is a repo to store circuit design datasets
  ☆15Updated last year
• GATECH-EIC / Auto-NBA
  [ICML 2021] "Auto-NBA: Efficient and Effective Search Over the Joint Space of Networks, Bitwidths, and Accelerators" by Yonggan Fu, Yonga…
  ☆15Updated 3 years ago
• gopala-kr / DL-on-Silicon
  research, experimentation and implementation of hardware-agnostic accelerated DL framework
  ☆33Updated 2 weeks ago