NVlabs / RTLFixerLinks
Fix syntax errors of LLM-generated RTL
☆37Updated last year
Alternatives and similar repositories for RTLFixer
Users that are interested in RTLFixer are comparing it to the libraries listed below
Sorting:
- An open-source benchmark for generating design RTL with natural language☆131Updated 10 months ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆38Updated 10 months ago
- This is a repo to store circuit design datasets☆19Updated last year
- ☆37Updated last year
- ☆183Updated 11 months ago
- ☆32Updated last year
- LLM Evaluation Benchmark on Hardware Formal Verification☆30Updated 5 months ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆31Updated last year
- ☆19Updated 2 years ago
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆24Updated 5 months ago
- ☆28Updated 5 months ago
- A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.☆225Updated 7 months ago
- This is a python repo for flattening Verilog☆19Updated 4 months ago
- ☆53Updated 3 months ago
- ☆229Updated last year
- MAGE: A Multi-Agent Engine for Automated RTL Code Generation☆61Updated 5 months ago
- OriGen: Enhancing RTL Code Generation with Code-to-Code Augmentation and Self-Reflection(ICCAD 2024)☆23Updated 11 months ago
- ☆47Updated 11 months ago
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated last year
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆54Updated 3 months ago
- ☆23Updated 5 months ago
- ☆18Updated 7 months ago
- LLMs and the Future of Chip Design: Unveiling Security Risks and Building Trust☆30Updated last year
- ☆14Updated last year
- ☆48Updated 3 weeks ago
- An infrastructure for integrated EDA☆41Updated 2 years ago
- Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)☆48Updated 9 months ago
- Automated Repair of Verilog Hardware Descriptions☆33Updated 8 months ago
- Verilog evaluation benchmark for large language model☆318Updated 2 months ago
- ☆17Updated last year