NVlabs / RTLFixer
Fix syntax errors of LLM-generated RTL
☆26Updated 10 months ago
Alternatives and similar repositories for RTLFixer:
Users that are interested in RTLFixer are comparing it to the libraries listed below
- A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.☆178Updated last month
- ☆22Updated 7 months ago
- An open-source benchmark for generating design RTL with natural language☆97Updated 4 months ago
- ☆139Updated 5 months ago
- ☆40Updated 5 months ago
- VeRLPy is an open-source python library developed to improve the digital hardware verification process by using Reinforcement Learning (R…☆25Updated 2 years ago
- Natural language is not enough: Benchmarking multi-modal generative AI for Verilog generation (ICCAD 2024)☆20Updated 8 months ago
- ☆51Updated 5 months ago
- LLM4HWDesign Starting Toolkit☆17Updated 5 months ago
- Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)☆37Updated 3 months ago
- LLMs and the Future of Chip Design: Unveiling Security Risks and Building Trust☆24Updated 10 months ago
- ☆21Updated 2 years ago
- ☆11Updated 8 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆44Updated 6 months ago
- ☆175Updated 8 months ago
- This is a python repo for flattening Verilog☆16Updated 2 months ago
- [DATE 2025] haven: hallucination-mitigated llm for verilog code generation aligned with hdl engineers☆10Updated last month
- Datasets for EDA LLM research☆20Updated 2 months ago
- LLM Evaluation Framework for Hardware Design Using Python-Embedded DSLs☆11Updated 7 months ago
- ☆76Updated 2 months ago
- Verilog evaluation benchmark for large language model☆241Updated last month
- LLM Evaluation Benchmark on Hardware Formal Verification☆12Updated 9 months ago
- ChatEDA: A Large Language Model Powered Autonomous Agent for EDA☆21Updated 8 months ago
- ☆26Updated 3 weeks ago
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated last year
- MAGE: A Multi-Agent Engine for Automated RTL Code Generation☆36Updated 3 weeks ago
- Provides the code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Luk…☆17Updated 5 years ago
- ChiPBench:Benchmarking End-to-End Performance of AI-based Chip Placement Algorithms☆28Updated last week
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆26Updated 5 months ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago