NVlabs / RTLFixerLinks
Fix syntax errors of LLM-generated RTL
☆33Updated last year
Alternatives and similar repositories for RTLFixer
Users that are interested in RTLFixer are comparing it to the libraries listed below
Sorting:
- A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.☆205Updated 4 months ago
- An open-source benchmark for generating design RTL with natural language☆112Updated 7 months ago
- ☆155Updated 8 months ago
- ☆46Updated 8 months ago
- ☆43Updated 3 weeks ago
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆17Updated 2 months ago
- ☆24Updated 2 months ago
- [DATE 2025] haven: hallucination-mitigated llm for verilog code generation aligned with hdl engineers☆20Updated last week
- ☆52Updated 3 weeks ago
- ☆204Updated 11 months ago
- OriGen: Enhancing RTL Code Generation with Code-to-Code Augmentation and Self-Reflection(ICCAD 2024)☆19Updated 8 months ago
- ☆31Updated 11 months ago
- LLMs and the Future of Chip Design: Unveiling Security Risks and Building Trust☆27Updated last year
- This is a python repo for flattening Verilog☆18Updated last month
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆31Updated 8 months ago
- LLM Evaluation Benchmark on Hardware Formal Verification☆22Updated 2 months ago
- VeRLPy is an open-source python library developed to improve the digital hardware verification process by using Reinforcement Learning (R…☆26Updated 2 years ago
- ☆16Updated last year
- MAGE: A Multi-Agent Engine for Automated RTL Code Generation☆46Updated 2 months ago
- Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)☆42Updated 6 months ago
- RTL-Repo: A Benchmark for Evaluating LLMs on Large-Scale RTL Design Projects - IEEE LAD'24☆14Updated last year
- Verilog evaluation benchmark for large language model☆279Updated 4 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆50Updated 3 weeks ago
- LLM4HWDesign Starting Toolkit☆17Updated 8 months ago
- ☆18Updated 2 years ago
- ☆14Updated 9 months ago
- This is a repo to store circuit design datasets☆19Updated last year
- The release for paper "Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs"☆13Updated 8 months ago
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated last year
- ☆81Updated 2 months ago