☆61Mar 10, 2025Updated last year
Alternatives and similar repositories for AutoChip
Users that are interested in AutoChip are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- PRO-V: An Efficient Program Generation Multi-Agent System for Automatic RTL Verification☆36Dec 11, 2025Updated 8 months ago
- Fix syntax errors of LLM-generated RTL☆57May 23, 2024Updated 2 years ago
- ☆181Mar 10, 2025Updated last year
- MAGE: A Multi-Agent Engine for Automated RTL Code Generation☆135Apr 11, 2025Updated last year
- A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.☆322Feb 9, 2025Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Project Status: Discontinued, New repository: spec2rtl-plugin☆31Feb 1, 2026Updated 7 months ago
- ☆57Jan 6, 2026Updated 7 months ago
- An open-source benchmark for generating design RTL with natural language☆223Aug 15, 2026Updated 2 weeks ago
- Characterizing and Optimizing EDA Flows for the Cloud (DATE'2021 and TCAD)☆12Nov 2, 2021Updated 4 years ago
- Verilog evaluation benchmark for large language model☆466Jul 14, 2025Updated last year
- [DATE 2025] haven: hallucination-mitigated llm for verilog code generation aligned with hdl engineers☆44Jul 9, 2025Updated last year
- ☆208Oct 17, 2024Updated last year
- LLM Agent for Hardware Description Language☆23Jun 7, 2025Updated last year
- Open Source Cell Library for Predictive CNFET Technology☆15Mar 12, 2026Updated 5 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- This is the Github Repo for the paper: VeriReason: Reinforcement Learning with Testbench Feedback for Reasoning-Enhanced Verilog Generati…☆29Sep 25, 2025Updated 11 months ago
- The first large scale formally verified reasoning dataset for Verilog☆24May 16, 2025Updated last year
- Papers on LLM4EDA from 2023 and 2024☆47Jul 6, 2024Updated 2 years ago
- ☆29Aug 18, 2025Updated last year
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆43Apr 13, 2025Updated last year
- LLMs and the Future of Chip Design: Unveiling Security Risks and Building Trust☆42May 17, 2024Updated 2 years ago
- ☆49May 18, 2024Updated 2 years ago
- LLM4HWDesign Starting Toolkit☆20Oct 4, 2024Updated last year
- This is the Github Repo for the paper: MCP4EDA: LLM-Powered Model Context Protocol RTL-to-GDSII Automation with Backend Aware Synthesis O…☆108Jul 29, 2025Updated last year
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Firmware for the CTS-SAT-1 ("FrontierSat") mission. Runs on the STM32-based Onboard Computer.☆19Aug 19, 2026Updated 2 weeks ago
- ☆215Jun 8, 2026Updated 2 months ago
- ☆60Jul 13, 2026Updated last month
- LLM Evaluation Framework for Hardware Design Using Python-Embedded DSLs☆18Aug 26, 2024Updated 2 years ago
- LLM-based transistor sizing for AMS circuits☆36Apr 23, 2026Updated 4 months ago
- Datasets for EDA LLM research☆46Jan 17, 2025Updated last year
- ISEDA'26 LEGO official Repo☆30Apr 8, 2026Updated 4 months ago
- Automated Repair of Verilog Hardware Descriptions☆39Jan 16, 2025Updated last year
- ☆44Apr 11, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Dr.RTL: Autonomous Agentic RTL optimization through Tool-Grounded Self-Improvement☆29Aug 5, 2026Updated 3 weeks ago
- Hack@DAC 2021☆20Jul 24, 2024Updated 2 years ago
- ☆20Aug 8, 2024Updated 2 years ago
- ☆17Apr 19, 2026Updated 4 months ago
- ☆26Jun 3, 2024Updated 2 years ago
- ChatEDA: A Large Language Model Powered Autonomous Agent for EDA (TCAD'24, NAACL'25)☆58May 21, 2025Updated last year
- ICRTL Benchmark: Industrial-level RTL design challenges for evaluating PPA optimization, code generation, and LLM applications in EDA.☆31Jul 3, 2026Updated 2 months ago