shailja-thakur / AutoChip
☆13Updated 2 months ago
Related projects: ⓘ
- An open-source benchmark for generating design RTL with natural language☆59Updated 3 months ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆29Updated last month
- ☆18Updated 4 months ago
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆35Updated last year
- sram/rram/mram.. compiler☆26Updated last year
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆38Updated last year
- ☆46Updated last month
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆28Updated 3 months ago
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆18Updated 3 months ago
- Open Source PHY v2☆23Updated 4 months ago
- ☆20Updated last year
- ☆67Updated 8 months ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆27Updated 10 months ago
- Datasets for EDA LLM research☆16Updated 3 months ago
- ☆110Updated 4 months ago
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆19Updated last month
- A synthesis flow for hybrid processing-in-RRAM modes☆11Updated 3 years ago
- ACM TODAES Best Paper Award, 2022☆23Updated 10 months ago
- Library of open source Process Design Kits (PDKs)☆21Updated this week
- A toolchain for rapid design space exploration of chiplet architectures☆28Updated 4 months ago
- EDA physical synthesis optimization kit☆49Updated 10 months ago
- DUTH RISC V Microprocessor for High Level Synthesis☆10Updated last year
- MaxEVA: Maximizing the Efficiency of Matrix Multiplication on Versal AI Engine (accepted as full paper at FPT'23)☆14Updated 5 months ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆23Updated 4 years ago
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆37Updated 11 months ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆72Updated 5 months ago
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆13Updated last year
- NetCracker is an FPGA architecture analysis tool for facilitating the investigation of connectivity patterns within as well as in between…☆14Updated 3 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆87Updated 5 months ago
- ☆34Updated 5 months ago