☆43Mar 10, 2025Updated 11 months ago
Alternatives and similar repositories for AutoChip
Users that are interested in AutoChip are comparing it to the libraries listed below
Sorting:
- Project Status: Discontinued, New repository: spec2rtl-plugin☆23Feb 1, 2026Updated last month
- Fix syntax errors of LLM-generated RTL☆43May 23, 2024Updated last year
- A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.☆255Feb 9, 2025Updated last year
- ☆201Oct 17, 2024Updated last year
- ☆15Aug 8, 2024Updated last year
- An open-source benchmark for generating design RTL with natural language☆160Nov 8, 2024Updated last year
- [DATE 2025] haven: hallucination-mitigated llm for verilog code generation aligned with hdl engineers☆38Jul 9, 2025Updated 7 months ago
- ☆28Aug 4, 2025Updated 7 months ago
- ☆32Dec 16, 2021Updated 4 years ago
- ☆28Jul 12, 2025Updated 7 months ago
- MAGE: A Multi-Agent Engine for Automated RTL Code Generation☆88Apr 11, 2025Updated 10 months ago
- ☆117Mar 10, 2025Updated 11 months ago
- LLM4HWDesign Starting Toolkit☆19Oct 4, 2024Updated last year
- LLM Agent for Hardware Description Language☆21Jun 7, 2025Updated 8 months ago
- Combination of Analog Circuit Sizing and DL.☆18Mar 24, 2023Updated 2 years ago
- Source code for the Paper: "Deep Reinforcement Learning for Analog Circuit Sizing with an Electrical Design Space and Sparse Rewards"☆15Sep 12, 2022Updated 3 years ago
- ChatEDA: A Large Language Model Powered Autonomous Agent for EDA (TCAD'24, NAACL'25)☆45May 21, 2025Updated 9 months ago
- Layout Symmetry Annotation for Analog Circuits with GraphNeural Networks☆16Apr 7, 2023Updated 2 years ago
- ☆54Oct 8, 2024Updated last year
- iFCN: Automated Design Platform for Molecular FCN Circuits☆14Dec 26, 2025Updated 2 months ago
- Process Orchestration Framework: A camunda 7 fork☆21Updated this week
- This repository hosts the information of SPICEPilot: a training free LLM data-augmentation, new bench marking and future road-map.☆30May 23, 2025Updated 9 months ago
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆19Sep 8, 2020Updated 5 years ago
- ☆24Jun 3, 2024Updated last year
- HDLGen-ChatGPT, works in tandem with ChatGPT chat interface to enable fast digital systems design and test specification capture, and aut…☆36Oct 28, 2024Updated last year
- Verilog evaluation benchmark for large language model☆378Jul 14, 2025Updated 7 months ago
- sketches for egg: a flexible, high-performance e-graph library☆30Sep 25, 2025Updated 5 months ago
- ☆30Apr 23, 2024Updated last year
- ☆35Mar 8, 2023Updated 2 years ago
- Triple Modular Redundancy☆30Sep 4, 2019Updated 6 years ago
- VeRLPy is an open-source python library developed to improve the digital hardware verification process by using Reinforcement Learning (R…☆30Oct 5, 2022Updated 3 years ago
- ☆23Dec 30, 2025Updated 2 months ago
- ☆13Aug 17, 2021Updated 4 years ago
- Datasets for EDA LLM research☆38Jan 17, 2025Updated last year
- FHEM-Modules for the SMA Energy Meter and SMA Inverters☆10Oct 28, 2021Updated 4 years ago
- Source codes and calibration scripts for clock tree synthesis☆40Feb 18, 2020Updated 6 years ago
- Implementation of the model from "Faster sorting algorithms discovered using deep reinforcement learning" that discovered an all-new ult…☆11Aug 29, 2023Updated 2 years ago
- Automated Repair of Verilog Hardware Descriptions☆35Jan 16, 2025Updated last year
- ☆44May 18, 2024Updated last year