shailja-thakur / AutoChipLinks
☆32Updated 5 months ago
Alternatives and similar repositories for AutoChip
Users that are interested in AutoChip are comparing it to the libraries listed below
Sorting:
- ☆179Updated 10 months ago
- An open-source benchmark for generating design RTL with natural language☆127Updated 9 months ago
- LLM Agent for Hardware Description Language☆19Updated 2 months ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆88Updated last year
- This is a python repo for flattening Verilog☆19Updated 3 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆51Updated 3 months ago
- Fast Symbolic Repair of Hardware Design Code☆25Updated 7 months ago
- sram/rram/mram.. compiler☆39Updated last year
- ☆24Updated last year
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆33Updated 2 months ago
- Project repo for the POSH on-chip network generator☆50Updated 5 months ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆38Updated 10 months ago
- ☆54Updated 5 months ago
- A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.☆220Updated 6 months ago
- ☆63Updated 4 months ago
- A toolchain for rapid design space exploration of chiplet architectures☆58Updated last month
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆86Updated 3 months ago
- ☆105Updated 5 years ago
- ☆53Updated 3 months ago
- A tool to generate optimized hardware files for univariate functions.☆29Updated last year
- An infrastructure for integrated EDA☆41Updated 2 years ago
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆15Updated 2 years ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆84Updated 4 months ago
- This is a tutorial on standard digital design flow☆78Updated 4 years ago
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆43Updated 2 years ago
- Collection of digital hardware modules & projects (benchmarks)☆59Updated last month
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated 2 weeks ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆113Updated last year
- Open source process design kit for 28nm open process☆60Updated last year
- MAGE: A Multi-Agent Engine for Automated RTL Code Generation☆58Updated 4 months ago