shailja-thakur / AutoChipLinks
☆37Updated 7 months ago
Alternatives and similar repositories for AutoChip
Users that are interested in AutoChip are comparing it to the libraries listed below
Sorting:
- ☆68Updated 7 months ago
- ☆184Updated 11 months ago
- An open-source benchmark for generating design RTL with natural language☆134Updated 11 months ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆127Updated 2 years ago
- A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.☆227Updated 8 months ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆89Updated last year
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆33Updated 4 months ago
- Project repo for the POSH on-chip network generator☆50Updated 6 months ago
- sram/rram/mram.. compiler☆42Updated 2 years ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆85Updated 5 months ago
- A tool to generate optimized hardware files for univariate functions.☆28Updated last year
- ☆24Updated last year
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆57Updated 4 months ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated last week
- This is a tutorial on standard digital design flow☆79Updated 4 years ago
- SRAM☆22Updated 5 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆113Updated last year
- ☆106Updated 5 years ago
- LLM Agent for Hardware Description Language☆19Updated 4 months ago
- Open source process design kit for 28nm open process☆61Updated last year
- ☆63Updated 5 months ago
- Workshop on Open-Source EDA Technology (WOSET)☆48Updated 10 months ago
- ☆91Updated 3 months ago
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆27Updated 4 years ago
- Xilinx AXI VIP example of use☆42Updated 4 years ago
- ☆44Updated 5 years ago
- ☆47Updated 2 years ago
- MAGE: A Multi-Agent Engine for Automated RTL Code Generation☆63Updated 6 months ago
- ☆30Updated last month
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆38Updated 11 months ago