shailja-thakur / AutoChipLinks
☆38Updated 7 months ago
Alternatives and similar repositories for AutoChip
Users that are interested in AutoChip are comparing it to the libraries listed below
Sorting:
- ☆74Updated 7 months ago
- An open-source benchmark for generating design RTL with natural language☆138Updated 11 months ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆33Updated 4 months ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆126Updated 2 years ago
- ☆186Updated last year
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆89Updated last year
- This is a tutorial on standard digital design flow☆79Updated 4 years ago
- Project repo for the POSH on-chip network generator☆51Updated 7 months ago
- ☆67Updated 2 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated last week
- ☆106Updated 5 years ago
- ☆31Updated 2 months ago
- A tool to generate optimized hardware files for univariate functions.☆29Updated last year
- SRAM☆22Updated 5 years ago
- Open source process design kit for 28nm open process☆66Updated last year
- sram/rram/mram.. compiler☆42Updated 2 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- Educational verilog library that supports IEEE754 floating point arithmetic with a parametrizable mantissa and exponent☆29Updated 7 months ago
- BlackParrot on Zynq☆48Updated this week
- This repository is dedicated to providing a comprehensive guide and practical examples for using VC Formal for formal verification. Our g…☆38Updated last year
- Public release☆57Updated 6 years ago
- ☆202Updated 7 months ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆37Updated 2 years ago
- ☆80Updated this week
- An infrastructure for integrated EDA☆41Updated 2 years ago
- Workshop on Open-Source EDA Technology (WOSET)☆48Updated 11 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆58Updated 5 months ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆191Updated 5 years ago
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆43Updated 2 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆72Updated 10 months ago