ekiwi / rtl-repair
Fast Symbolic Repair of Hardware Design Code
☆21Updated last week
Alternatives and similar repositories for rtl-repair:
Users that are interested in rtl-repair are comparing it to the libraries listed below
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆48Updated last year
- A hardware synthesis framework with multi-level paradigm☆36Updated 3 weeks ago
- PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…☆18Updated 2 weeks ago
- Equivalence checking with Yosys☆39Updated last week
- CoreIR Symbolic Analyzer☆63Updated 4 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆51Updated 4 years ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆31Updated 2 months ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆75Updated 10 months ago
- Hardware Model Checker☆27Updated this week
- Open source RTL simulation acceleration on commodity hardware☆23Updated last year
- ILA Model Database☆22Updated 4 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆40Updated 4 years ago
- A Modeling and Verification Platform for SoCs using ILAs☆75Updated 6 months ago
- ☆23Updated 3 years ago
- A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core☆11Updated 5 years ago
- ☆12Updated 3 years ago
- A fault-injection framework using Chisel and FIRRTL☆34Updated last year
- ☆38Updated 2 weeks ago
- ☆26Updated 7 years ago
- DASS HLS Compiler☆27Updated last year
- high-performance RTL simulator☆150Updated 7 months ago
- This is a python repo for flattening Verilog☆15Updated 3 weeks ago
- Methodology that leverages FPV to automatically discover covert channels in hardware that is time-shared between processes. AutoCC operat…☆16Updated 3 months ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆38Updated last month
- SimCommand is a library for writing high-performance RTL testbenches with simulation threads in Scala using chiseltest.☆14Updated last year
- ☆12Updated 3 years ago
- A configurable SRAM generator☆42Updated 3 weeks ago
- A Formal Verification Framework for Chisel☆18Updated 9 months ago
- ☆15Updated 3 years ago
- ☆31Updated 3 weeks ago