ekiwi / rtl-repair
Fast Symbolic Repair of Hardware Design Code
☆22Updated 3 months ago
Alternatives and similar repositories for rtl-repair
Users that are interested in rtl-repair are comparing it to the libraries listed below
Sorting:
- PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…☆22Updated 4 months ago
- Equivalence checking with Yosys☆42Updated last week
- ☆19Updated 10 months ago
- ☆18Updated 10 months ago
- Hardware Formal Verification Tool☆51Updated this week
- 21st century electronic design automation tools, written in Rust.☆30Updated 2 weeks ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated last week
- ☆13Updated 4 years ago
- ☆14Updated last month
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆29Updated 6 months ago
- Open source RTL simulation acceleration on commodity hardware☆25Updated 2 years ago
- Methodology that leverages FPV to automatically discover covert channels in hardware that is time-shared between processes. AutoCC operat…☆17Updated 6 months ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- Source files to reproduce the results shown for A-QED at DAC 2020☆9Updated 4 years ago
- DASS HLS Compiler☆29Updated last year
- A Modular Open-Source Hardware Fuzzing Framework☆33Updated 3 years ago
- A hardware synthesis framework with multi-level paradigm☆38Updated 4 months ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆83Updated last year
- A configurable SRAM generator☆48Updated 4 months ago
- ☆27Updated 7 years ago
- ☆11Updated 3 years ago
- ☆18Updated 11 months ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆33Updated 2 months ago
- This is a python repo for flattening Verilog☆16Updated this week
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆28Updated 3 months ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆37Updated 2 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆41Updated 2 years ago
- CoreIR Symbolic Analyzer☆72Updated 4 years ago
- ☆31Updated last year
- A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core☆12Updated 5 years ago