ekiwi / rtl-repair
Fast Symbolic Repair of Hardware Design Code
☆22Updated last month
Alternatives and similar repositories for rtl-repair:
Users that are interested in rtl-repair are comparing it to the libraries listed below
- PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…☆19Updated last month
- CoreIR Symbolic Analyzer☆64Updated 4 years ago
- Equivalence checking with Yosys☆40Updated 2 weeks ago
- Methodology that leverages FPV to automatically discover covert channels in hardware that is time-shared between processes. AutoCC operat…☆16Updated 4 months ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆76Updated 11 months ago
- A fault-injection framework using Chisel and FIRRTL☆34Updated 2 years ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆27Updated 2 weeks ago
- A Modular Open-Source Hardware Fuzzing Framework☆32Updated 3 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆48Updated last year
- A hardware synthesis framework with multi-level paradigm☆36Updated last month
- ☆17Updated 7 months ago
- ☆17Updated 8 months ago
- ☆26Updated 7 years ago
- Open source RTL simulation acceleration on commodity hardware☆24Updated last year
- ILA Model Database☆22Updated 4 years ago
- Hardware Model Checker☆36Updated this week
- ☆11Updated 3 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- A Formal Verification Framework for Chisel☆18Updated 10 months ago
- This is a python repo for flattening Verilog☆16Updated last month
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆29Updated last year
- A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core☆12Updated 5 years ago
- A Rocket-based RISC-V superscalar in-order core☆30Updated 3 weeks ago
- This repository contains the verification suite for verifying Berkeley Out-of-Order Machine (BOOM) against transient execution attacks ba…☆17Updated 2 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆25Updated 5 months ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆39Updated last year
- DASS HLS Compiler☆28Updated last year
- Implementation of the Advanced Encryption Standard in Chisel☆20Updated 2 years ago
- ☆23Updated 4 years ago
- Intel Compiler for SystemC☆23Updated last year