Fast Symbolic Repair of Hardware Design Code
☆40Jan 20, 2025Updated last year
Alternatives and similar repositories for rtl-repair
Users that are interested in rtl-repair are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Automated Repair of Verilog Hardware Descriptions☆39Jan 16, 2025Updated last year
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 3 years ago
- ☆15Feb 6, 2021Updated 5 years ago
- A Lean-embedded framework to verify Verilog modules☆15Aug 15, 2026Updated 3 weeks ago
- Collection for submission (Hardware Model Checking Benchmark)☆13Nov 9, 2025Updated 9 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- work in progress, playing around with btor2 in rust☆15Aug 13, 2026Updated 3 weeks ago
- Research project from UCI's AICPS lab: using GNNs to enable hardware security and prevent hardware trojans☆10Mar 31, 2021Updated 5 years ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆69Oct 28, 2024Updated last year
- A collection of datapath circuit design and verification benchmarks☆19Aug 24, 2026Updated 2 weeks ago
- ☆19Dec 21, 2020Updated 5 years ago
- ☆21Jun 12, 2024Updated 2 years ago
- An advanced circuit-based sat solver☆39Feb 24, 2025Updated last year
- E-morphic: Scalable Equality Saturation for Structural Exploration in Logic Synthesis (DAC2025)☆31Jun 23, 2025Updated last year
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- ☆15Sep 14, 2020Updated 5 years ago
- ☆15Dec 6, 2023Updated 2 years ago
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Jun 17, 2024Updated 2 years ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆115Updated this week
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- LLM Evaluation Benchmark on Hardware Formal Verification☆44Apr 3, 2025Updated last year
- ☆18Nov 19, 2023Updated 2 years ago
- ☆18Jul 11, 2021Updated 5 years ago
- ☆18Apr 27, 2026Updated 4 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core☆11May 24, 2019Updated 7 years ago
- APS: An open-source toolchain towards agile processor specialization based on MLIR☆20Jan 17, 2026Updated 7 months ago
- ☆17Jun 12, 2024Updated 2 years ago
- ☆20Oct 17, 2024Updated last year
- ☆49May 18, 2024Updated 2 years ago
- Logic Synthesis System from UC Berkeley (Unofficial Distribution)☆15Jun 4, 2019Updated 7 years ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆59Jan 8, 2025Updated last year
- ☆27Feb 19, 2026Updated 6 months ago
- Connecting bv_decide to SMTLIB.☆17Aug 27, 2026Updated last week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Hardware Formal Verification Tool☆115Jul 13, 2026Updated last month
- ☆14Jan 3, 2018Updated 8 years ago
- ☆13Jan 20, 2023Updated 3 years ago
- This is a repo to store circuit design datasets☆19Jan 17, 2024Updated 2 years ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆45Jul 17, 2024Updated 2 years ago
- ☆26Mar 1, 2023Updated 3 years ago
- ☆10Nov 19, 2015Updated 10 years ago