ekiwi / rtl-repair
Fast Symbolic Repair of Hardware Design Code
☆18Updated 6 months ago
Related projects ⓘ
Alternatives and complementary repositories for rtl-repair
- slang-based frontend for Yosys☆43Updated this week
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆73Updated 7 months ago
- Open source RTL simulation acceleration on commodity hardware☆22Updated last year
- A hardware synthesis framework with multi-level paradigm☆37Updated last year
- ☆29Updated 2 months ago
- CoreIR Symbolic Analyzer☆61Updated 4 years ago
- ☆13Updated last year
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆39Updated 4 years ago
- A configurable SRAM generator☆40Updated this week
- A GPU acceleration flow for RTL simulation with batch stimulus☆93Updated 7 months ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆44Updated last year
- A fault-injection framework using Chisel and FIRRTL☆34Updated last year
- DASS HLS Compiler☆27Updated last year
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆39Updated last year
- ☆36Updated 7 months ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆47Updated 4 years ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆33Updated last year
- ☆11Updated 3 years ago
- ILA Model Database☆20Updated 4 years ago
- ☆26Updated 7 years ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆75Updated 3 weeks ago
- Tests for example Rocket Custom Coprocessors☆69Updated 4 years ago
- Hardware generator debugger☆71Updated 9 months ago
- ☆11Updated 3 years ago
- SimCommand is a library for writing high-performance RTL testbenches with simulation threads in Scala using chiseltest.☆14Updated last year
- This is a python repo for flattening Verilog☆13Updated last month
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆19Updated this week
- ☆50Updated 3 weeks ago
- Intel Compiler for SystemC☆23Updated last year
- ☆12Updated 3 years ago