ekiwi / rtl-repairLinks
Fast Symbolic Repair of Hardware Design Code
☆25Updated 5 months ago
Alternatives and similar repositories for rtl-repair
Users that are interested in rtl-repair are comparing it to the libraries listed below
Sorting:
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆85Updated last year
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆35Updated 8 months ago
- Equivalence checking with Yosys☆45Updated last week
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆49Updated 2 years ago
- PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…☆22Updated last month
- Open source RTL simulation acceleration on commodity hardware☆28Updated 2 years ago
- ILA Model Database☆23Updated 4 years ago
- ☆17Updated 3 weeks ago
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆35Updated 5 months ago
- ☆27Updated 7 years ago
- LLM Evaluation Benchmark on Hardware Formal Verification☆24Updated 3 months ago
- Methodology that leverages FPV to automatically discover covert channels in hardware that is time-shared between processes. AutoCC operat…☆19Updated 8 months ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆33Updated last month
- ☆19Updated last year
- A hardware synthesis framework with multi-level paradigm☆40Updated 6 months ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated 2 months ago
- ☆19Updated last year
- A GPU acceleration flow for RTL simulation with batch stimulus☆112Updated last year
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- ☆18Updated last year
- DASS HLS Compiler☆29Updated last year
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆22Updated last month
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆60Updated 3 years ago
- This is a python repo for flattening Verilog☆18Updated 2 months ago
- ☆13Updated 4 years ago
- A tool for synthesizing Verilog programs☆95Updated last week
- high-performance RTL simulator☆168Updated last year
- Collection of digital hardware modules & projects (benchmarks)☆59Updated last week
- A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core☆12Updated 6 years ago
- CoreIR Symbolic Analyzer☆73Updated 4 years ago