ekiwi / rtl-repairLinks
Fast Symbolic Repair of Hardware Design Code
☆26Updated 8 months ago
Alternatives and similar repositories for rtl-repair
Users that are interested in rtl-repair are comparing it to the libraries listed below
Sorting:
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆38Updated 10 months ago
- This is a python repo for flattening Verilog☆19Updated 4 months ago
- Equivalence checking with Yosys☆46Updated 2 weeks ago
- ☆37Updated last year
- ILA Model Database☆23Updated 4 years ago
- LLM Evaluation Benchmark on Hardware Formal Verification☆29Updated 5 months ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆89Updated last year
- PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…☆22Updated 3 months ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆50Updated 2 years ago
- Logic optimization and technology mapping tool.☆19Updated last year
- Collection of digital hardware modules & projects (benchmarks)☆61Updated last week
- Collection for submission (Hardware Model Checking Benchmark)☆10Updated 10 months ago
- ☆17Updated 4 years ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆54Updated 3 months ago
- ☆17Updated 2 months ago
- DASS HLS Compiler☆29Updated last year
- Open source RTL simulation acceleration on commodity hardware☆29Updated 2 years ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆36Updated last year
- Verification environment for the OpenHW Group's CORE-V High Performance Data Cache controller.☆16Updated 7 months ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆31Updated last year
- Project repo for the POSH on-chip network generator☆50Updated 6 months ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆113Updated last year
- ☆24Updated last year
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- ☆87Updated last year
- This repository is dedicated to providing a comprehensive guide and practical examples for using VC Formal for formal verification. Our g…☆37Updated last year
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆36Updated last month
- ☆19Updated last year
- ☆23Updated 4 years ago
- ☆18Updated last year