jmahler / mips-cpuLinks
MIPS CPU implemented in Verilog
☆616Updated 7 years ago
Alternatives and similar repositories for mips-cpu
Users that are interested in mips-cpu are comparing it to the libraries listed below
Sorting:
- educational microarchitectures for risc-v isa☆715Updated 3 months ago
- synthesiseable ieee 754 floating point library in verilog☆645Updated 2 years ago
- Repository for basic (and not so basic) Verilog blocks with high re-use potential☆581Updated 7 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,082Updated last month
- A very primitive but hopefully self-educational CPU in Verilog☆145Updated 10 years ago
- RISC-V CPU Core (RV32IM)☆1,486Updated 3 years ago
- Simple RISC-V 3-stage Pipeline in Chisel☆581Updated 10 months ago
- mor1kx - an OpenRISC 1000 processor IP core☆547Updated 3 months ago
- 32-bit Superscalar RISC-V CPU☆1,041Updated 3 years ago
- RISC-V CPU with 5-stage pipeline, implemented in Verilog HDL.☆291Updated 7 years ago
- Digital Design with Chisel☆843Updated last month
- This is a repository containing solutions to the problem statements given in HDL Bits website.☆353Updated last year
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆667Updated this week
- RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.☆361Updated 7 years ago
- chisel tutorial exercises and answers☆730Updated 3 years ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,570Updated this week
- VeeR EH1 core☆884Updated 2 years ago
- RISC-V Tools (ISA Simulator and Tests)☆1,169Updated 2 years ago
- Random instruction generator for RISC-V processor verification☆1,135Updated 3 weeks ago
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,045Updated 9 months ago
- Various HDL (Verilog) IP Cores☆815Updated 3 years ago
- Support for Rocket Chip on Zynq FPGAs☆409Updated 6 years ago
- Must-have verilog systemverilog modules☆1,797Updated 2 months ago
- RISC-V Formal Verification Framework☆602Updated 3 years ago
- A small, light weight, RISC CPU soft core☆1,420Updated 4 months ago
- Verilog library for ASIC and FPGA designers☆1,303Updated last year
- The Ultra-Low Power RISC-V Core☆1,528Updated 8 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,310Updated this week
- Verilog UART☆492Updated 4 months ago
- training labs and examples☆424Updated 2 years ago