Alternatives and similar repositories for mips-cpu:

Users that are interested in mips-cpu are comparing it to the libraries listed below

• ultraembedded / riscv
  RISC-V CPU Core (RV32IM)
  ☆1,328Updated 3 years ago
• seldridge / verilog
  Repository for basic (and not so basic) Verilog blocks with high re-use potential
  ☆559Updated 6 years ago
• Evensgn / RISC-V-CPU
  RISC-V CPU with 5-stage pipeline, implemented in Verilog HDL.
  ☆250Updated 7 years ago
• ucb-bar / riscv-sodor
  educational microarchitectures for risc-v isa
  ☆697Updated 5 months ago
• ultraembedded / biriscv
  32-bit Superscalar RISC-V CPU
  ☆915Updated 3 years ago
• dawsonjon / fpu
  synthesiseable ieee 754 floating point library in verilog
  ☆548Updated last year
• ucb-bar / riscv-mini
  Simple RISC-V 3-stage Pipeline in Chisel
  ☆555Updated 5 months ago
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆999Updated 6 months ago
• ucb-bar / fpga-zynq
  Support for Rocket Chip on Zynq FPGAs
  ☆401Updated 5 years ago
• alexforencich / verilog-uart
  Verilog UART
  ☆433Updated last year
• schoeberl / chisel-book
  Digital Design with Chisel
  ☆795Updated last week
• viduraakalanka / HDL-Bits-Solutions
  This is a repository containing solutions to the problem statements given in HDL Bits website.
  ☆336Updated last year
• ejrh / cpu
  A very primitive but hopefully self-educational CPU in Verilog
  ☆141Updated 9 years ago
• freechipsproject / chisel-bootcamp
  Generator Bootcamp Material: Learn Chisel the Right Way
  ☆1,000Updated 4 months ago
• ZipCPU / zipcpu
  A small, light weight, RISC CPU soft core
  ☆1,338Updated last month
• chipsalliance / chisel-template
  A template project for beginning new Chisel work
  ☆608Updated last week
• chipsalliance / riscv-dv
  Random instruction generator for RISC-V processor verification
  ☆1,051Updated 4 months ago
• z4yx / NaiveMIPS-HDL
  Naïve MIPS32 SoC implementation
  ☆113Updated 4 years ago
• ridecore / ridecore
  RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.
  ☆335Updated 7 years ago
• ucb-bar / chisel-tutorial
  chisel tutorial exercises and answers
  ☆706Updated 3 years ago
• PyHDI / Pyverilog
  Python-based Hardware Design Processing Toolkit for Verilog HDL
  ☆663Updated 7 months ago
• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆836Updated last year
• SymbioticEDA / riscv-formal
  RISC-V Formal Verification Framework
  ☆591Updated 2 years ago
• liuqdev / 8-bits-RISC-CPU-Verilog
  Architecture and Verilog Implementation of 8-bits RISC CPU based on FSM. 基于有限状态机的8位RISC（精简指令集）CPU（中央处理器）简单结构和Verilog实现。
  ☆138Updated 5 years ago
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆584Updated last month
• ultraembedded / cores
  Various HDL (Verilog) IP Cores
  ☆725Updated 3 years ago
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆766Updated 5 months ago
• chipsalliance / firrtl
  Flexible Intermediate Representation for RTL
  ☆734Updated 4 months ago
• alexforencich / verilog-axi
  Verilog AXI components for FPGA implementation
  ☆1,583Updated last year
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,181Updated this week