Alternatives and similar repositories for mips-cpu

Users that are interested in mips-cpu are comparing it to the libraries listed below

• ucb-bar / riscv-sodor
  educational microarchitectures for risc-v isa
  ☆719Updated this week
• ucb-bar / riscv-mini
  Simple RISC-V 3-stage Pipeline in Chisel
  ☆589Updated last year
• ucb-bar / chisel-tutorial
  chisel tutorial exercises and answers
  ☆736Updated 3 years ago
• freechipsproject / chisel-bootcamp
  Generator Bootcamp Material: Learn Chisel the Right Way
  ☆1,061Updated 11 months ago
• ultraembedded / riscv
  RISC-V CPU Core (RV32IM)
  ☆1,529Updated 3 years ago
• Evensgn / RISC-V-CPU
  RISC-V CPU with 5-stage pipeline, implemented in Verilog HDL.
  ☆303Updated 7 years ago
• seldridge / verilog
  Repository for basic (and not so basic) Verilog blocks with high re-use potential
  ☆593Updated 7 years ago
• ultraembedded / biriscv
  32-bit Superscalar RISC-V CPU
  ☆1,087Updated 3 years ago
• chipsalliance / chisel-template
  A template project for beginning new Chisel work
  ☆659Updated 3 months ago
• dawsonjon / fpu
  synthesiseable ieee 754 floating point library in verilog
  ☆670Updated 2 years ago
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆1,111Updated 3 months ago
• schoeberl / chisel-book
  Digital Design with Chisel
  ☆857Updated this week
• riscv-software-src / riscv-tools
  RISC-V Tools (ISA Simulator and Tests)
  ☆1,172Updated 2 years ago
• riscvarchive / riscv-cores-list
  RISC-V Cores, SoC platforms and SoCs
  ☆896Updated 4 years ago
• ridecore / ridecore
  RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.
  ☆361Updated 8 years ago
• openrisc / mor1kx
  mor1kx - an OpenRISC 1000 processor IP core
  ☆551Updated last week
• eugene-tarassov / vivado-risc-v
  Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro
  ☆986Updated 3 weeks ago
• ucb-bar / fpga-zynq
  Support for Rocket Chip on Zynq FPGAs
  ☆410Updated 6 years ago
• riscv-software-src / riscv-tests
  ☆1,048Updated 2 months ago
• aolofsson / oh
  Verilog library for ASIC and FPGA designers
  ☆1,331Updated last year
• alexforencich / verilog-axi
  Verilog AXI components for FPGA implementation
  ☆1,803Updated 6 months ago
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,358Updated 2 weeks ago
• viduraakalanka / HDL-Bits-Solutions
  This is a repository containing solutions to the problem statements given in HDL Bits website.
  ☆361Updated 2 years ago
• chipsalliance / riscv-dv
  Random instruction generator for RISC-V processor verification
  ☆1,159Updated 2 months ago
• riscv-mcu / e203_hbirdv2
  The Ultra-Low Power RISC-V Core
  ☆1,579Updated 3 weeks ago
• alexforencich / verilog-uart
  Verilog UART
  ☆505Updated 6 months ago
• ZipCPU / zipcpu
  A small, light weight, RISC CPU soft core
  ☆1,454Updated 3 weeks ago
• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆893Updated 2 years ago
• ejrh / cpu
  A very primitive but hopefully self-educational CPU in Verilog
  ☆148Updated 10 years ago
• SymbioticEDA / riscv-formal
  RISC-V Formal Verification Framework
  ☆609Updated 3 years ago