A huge collection of VHDL/Verilog open-source IP cores scraped from the web
☆575Jan 18, 2023Updated 3 years ago
Alternatives and similar repositories for ip-cores
Users that are interested in ip-cores are comparing it to the libraries listed below
Sorting:
- few python scripts to clone all IP cores from opencores.org☆26Jan 8, 2024Updated 2 years ago
- A huge collection of VHDL/Verilog open-source IP cores scraped from the web☆138Oct 27, 2015Updated 10 years ago
- Various HDL (Verilog) IP Cores☆876Jul 1, 2021Updated 4 years ago
- Latex source files of the open-source book FREE RANGE VHDL☆331Mar 5, 2025Updated last year
- Verilog library for ASIC and FPGA designers☆1,395May 8, 2024Updated last year
- Verilog Ethernet components for FPGA implementation☆2,875Feb 27, 2025Updated last year
- HDL libraries and projects☆1,866Updated this week
- Must-have verilog systemverilog modules☆1,935Feb 19, 2026Updated 2 weeks ago
- OscillatorIMP ecosystem FPGA IP sources☆27Feb 22, 2026Updated 2 weeks ago
- Verilog AXI components for FPGA implementation☆1,970Feb 27, 2025Updated last year
- The PoC Library has been forked to github.com/VHDL/PoC. See new address below☆601Jul 30, 2025Updated 7 months ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,391Feb 13, 2026Updated 3 weeks ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,510Feb 25, 2026Updated last week
- Code generation tool for control and status registers☆448Jan 7, 2026Updated 2 months ago
- An Open-source FPGA IP Generator☆1,057Updated this week
- A curated list of awesome VHDL IP cores, frameworks, libraries, software and resources.☆83Feb 8, 2020Updated 6 years ago
- Hardware Description Languages☆1,116Jul 14, 2025Updated 7 months ago
- Fixed-point math library with VHDL, Python and MATLAB support☆38Oct 15, 2025Updated 4 months ago
- USB -> AXI Debug Bridge☆42Jun 5, 2021Updated 4 years ago
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆685Jul 16, 2025Updated 7 months ago
- A huge VHDL library for FPGA and digital ASIC development☆449Feb 23, 2026Updated 2 weeks ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,048Feb 11, 2026Updated 3 weeks ago
- Send video/audio over HDMI on an FPGA☆1,255Feb 3, 2024Updated 2 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,986Jun 27, 2024Updated last year
- ☆18Sep 16, 2020Updated 5 years ago
- Library of VHDL components that are useful in larger designs.☆243Oct 10, 2023Updated 2 years ago
- Repository for basic (and not so basic) Verilog blocks with high re-use potential☆616Mar 15, 2018Updated 7 years ago
- Verilog PCI express components☆1,543Apr 26, 2024Updated last year
- RMII Firewall FPGA☆25Dec 2, 2019Updated 6 years ago
- Common SystemVerilog components☆718Feb 26, 2026Updated last week
- Universal utility for programming FPGA☆1,562Updated this week
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆149Mar 1, 2026Updated last week
- Repository containing the DSP gateware cores☆14Feb 6, 2026Updated last month
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,785Feb 17, 2026Updated 2 weeks ago
- Groundhog - Serial ATA Host Bus Adapter☆24Jun 10, 2018Updated 7 years ago
- A repository of IPs for hardware computer vision (FPGA)☆97Oct 21, 2015Updated 10 years ago
- Verilog AXI stream components for FPGA implementation☆869Feb 27, 2025Updated last year
- 10Gb Ethernet Switch☆255Oct 16, 2025Updated 4 months ago
- ☆19Aug 30, 2020Updated 5 years ago