A huge collection of VHDL/Verilog open-source IP cores scraped from the web
☆630Jan 18, 2023Updated 3 years ago
Alternatives and similar repositories for ip-cores
Users that are interested in ip-cores are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- few python scripts to clone all IP cores from opencores.org☆32Jan 8, 2024Updated 2 years ago
- A huge collection of VHDL/Verilog open-source IP cores scraped from the web☆154Oct 27, 2015Updated 10 years ago
- Various HDL (Verilog) IP Cores☆935Jul 1, 2021Updated 5 years ago
- Latex source files of the open-source book FREE RANGE VHDL☆361Mar 5, 2025Updated last year
- Verilog library for ASIC and FPGA designers☆1,442May 8, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Verilog Ethernet components for FPGA implementation☆3,128Feb 27, 2025Updated last year
- HDL libraries and projects☆2,035Updated this week
- Must-have verilog systemverilog modules☆2,028Mar 12, 2026Updated 7 months ago
- Verilog AXI components for FPGA implementation☆2,157Feb 27, 2025Updated last year
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,724Sep 24, 2026Updated 3 weeks ago
- Hardware Description Languages☆1,180Jul 9, 2026Updated 3 months ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,476Updated this week
- A curated list of awesome VHDL IP cores, frameworks, libraries, software and resources.☆85Feb 8, 2020Updated 6 years ago
- The PoC Library has been forked to github.com/VHDL/PoC. See new address below☆607Jul 30, 2025Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Code generation tool for control and status registers☆471Sep 11, 2026Updated last month
- An Open-source FPGA IP Generator☆1,163Updated this week
- A huge VHDL library for FPGA and digital ASIC development☆480Updated this week
- ☆18Sep 16, 2020Updated 6 years ago
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆697Jul 16, 2025Updated last year
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,290Updated this week
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆802Jun 15, 2024Updated 2 years ago
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,116Updated this week
- USB -> AXI Debug Bridge☆47Jun 5, 2021Updated 5 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Repository for basic (and not so basic) Verilog blocks with high re-use potential☆632Mar 15, 2018Updated 8 years ago
- Verilog HDL implementation of the GOST 28147-89 — a Soviet and Russian government standard symmetric key block cipher☆17Feb 27, 2024Updated 2 years ago
- Bluespec H.264 Decoder☆12Jul 17, 2014Updated 12 years ago
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆220Sep 24, 2026Updated 3 weeks ago
- Software control for CASPER FPGAs☆24Feb 5, 2026Updated 8 months ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,393Sep 7, 2026Updated last month
- Common SystemVerilog components☆808Sep 18, 2026Updated last month
- Send video/audio over HDMI on an FPGA☆1,303Jul 13, 2026Updated 3 months ago
- ☆19Aug 30, 2020Updated 6 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Library of VHDL components that are useful in larger designs.☆246Oct 10, 2023Updated 3 years ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆160Oct 7, 2026Updated last week
- 10Gb Ethernet Switch☆278Sep 17, 2026Updated last month
- Fixed-point math library with VHDL, Python and MATLAB support☆39Aug 12, 2026Updated 2 months ago
- Verilog PCI express components☆1,671Apr 26, 2024Updated 2 years ago
- LiteX boards files☆504Updated this week
- simple hyperram controller☆12Feb 10, 2019Updated 7 years ago