A huge collection of VHDL/Verilog open-source IP cores scraped from the web
☆601Jan 18, 2023Updated 3 years ago
Alternatives and similar repositories for ip-cores
Users that are interested in ip-cores are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- few python scripts to clone all IP cores from opencores.org☆27Jan 8, 2024Updated 2 years ago
- A huge collection of VHDL/Verilog open-source IP cores scraped from the web☆142Oct 27, 2015Updated 10 years ago
- Various HDL (Verilog) IP Cores☆903Jul 1, 2021Updated 4 years ago
- Latex source files of the open-source book FREE RANGE VHDL☆342Mar 5, 2025Updated last year
- Verilog library for ASIC and FPGA designers☆1,419May 8, 2024Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Verilog Ethernet components for FPGA implementation☆2,965Feb 27, 2025Updated last year
- Must-have verilog systemverilog modules☆1,959Mar 12, 2026Updated 2 months ago
- HDL libraries and projects☆1,935Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,584May 19, 2026Updated last week
- Verilog AXI components for FPGA implementation☆2,060Feb 27, 2025Updated last year
- Package manager and build abstraction tool for FPGA/ASIC development☆1,416May 10, 2026Updated 2 weeks ago
- A curated list of awesome VHDL IP cores, frameworks, libraries, software and resources.☆85Feb 8, 2020Updated 6 years ago
- The PoC Library has been forked to github.com/VHDL/PoC. See new address below☆605Jul 30, 2025Updated 9 months ago
- Code generation tool for control and status registers☆459Updated this week
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Hardware Description Languages☆1,148Apr 6, 2026Updated last month
- ☆18Sep 16, 2020Updated 5 years ago
- An Open-source FPGA IP Generator☆1,104May 23, 2026Updated last week
- A huge VHDL library for FPGA and digital ASIC development☆462Updated this week
- Fixed-point math library with VHDL, Python and MATLAB support☆39Apr 13, 2026Updated last month
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆687Jul 16, 2025Updated 10 months ago
- SpecLLM: Exploring Generation and Review of VLSI Design Specification with Large Language Model☆16Jan 29, 2024Updated 2 years ago
- Software control for CASPER FPGAs☆22Feb 5, 2026Updated 3 months ago
- USB -> AXI Debug Bridge☆44Jun 5, 2021Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,146Feb 11, 2026Updated 3 months ago
- ☆19Aug 30, 2020Updated 5 years ago
- Verilog HDL implementation of the GOST 28147-89 — a Soviet and Russian government standard symmetric key block cipher☆17Feb 27, 2024Updated 2 years ago
- Bluespec H.264 Decoder☆12Jul 17, 2014Updated 11 years ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,883May 7, 2026Updated 3 weeks ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,165Jun 27, 2024Updated last year
- Send video/audio over HDMI on an FPGA☆1,268Feb 3, 2024Updated 2 years ago
- Repository for basic (and not so basic) Verilog blocks with high re-use potential☆620Mar 15, 2018Updated 8 years ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆152May 16, 2026Updated 2 weeks ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆791Jun 15, 2024Updated last year
- Library of VHDL components that are useful in larger designs.☆243Oct 10, 2023Updated 2 years ago
- Common SystemVerilog components☆751May 21, 2026Updated last week
- Verilog PCI express components☆1,602Apr 26, 2024Updated 2 years ago
- simple hyperram controller☆12Feb 10, 2019Updated 7 years ago
- 10Gb Ethernet Switch☆264Oct 16, 2025Updated 7 months ago
- Flexible VHDL library☆196Jun 28, 2023Updated 2 years ago