Alternatives and similar repositories for ip-cores

Users that are interested in ip-cores are comparing it to the libraries listed below

• stffrdhrn / sdram-controller
  Verilog SDRAM memory controller
  ☆342Updated 8 years ago
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆587Updated 4 months ago
• alexforencich / verilog-uart
  Verilog UART
  ☆504Updated 6 months ago
• ultraembedded / cores
  Various HDL (Verilog) IP Cores
  ☆829Updated 4 years ago
• alexforencich / verilog-i2c
  Verilog I2C interface for FPGA implementation
  ☆641Updated 6 months ago
• ultraembedded / core_ddr3_controller
  A DDR3 memory controller in Verilog for various FPGAs
  ☆509Updated 3 years ago
• ZipCPU / wbuart32
  A simple, basic, formally verified UART controller
  ☆309Updated last year
• Digilent / vivado-boards
  ☆462Updated last month
• VLSI-EDA / PoC
  IP Core Library - Published and maintained by the Chair for VLSI Design, Diagnostics and Architecture, Faculty of Computer Science, Techn…
  ☆588Updated last month
• laforest / FPGADesignElements
  A self-contained online book containing a library of FPGA design modules and related coding/design guides.
  ☆446Updated last year
• dpretet / async_fifo
  A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
  ☆374Updated last year
• efabless / raven-picorv32
  Silicon-validated SoC implementation of the PicoSoc/PicoRV32
  ☆277Updated 5 years ago
• skordal / potato
  A simple RISC-V processor for use in FPGA designs.
  ☆279Updated last year
• nandland / spi-master
  SPI Master for FPGA - VHDL and Verilog
  ☆300Updated 2 years ago
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆663Updated 2 months ago
• avakar / usbcorev
  A full-speed device-side USB peripheral core written in Verilog.
  ☆235Updated 2 years ago
• dawsonjon / fpu
  synthesiseable ieee 754 floating point library in verilog
  ☆671Updated 2 years ago
• lowRISC / style-guides
  lowRISC Style Guides
  ☆453Updated 3 months ago
• pulp-platform / pulpissimo
  This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…
  ☆440Updated 3 months ago
• seldridge / verilog
  Repository for basic (and not so basic) Verilog blocks with high re-use potential
  ☆593Updated 7 years ago
• jamieiles / uart
  Verilog UART
  ☆180Updated 12 years ago
• AngeloJacobo / UberDDR3
  Opensource DDR3 Controller
  ☆381Updated 3 months ago
• Digilent / vivado-library
  ☆631Updated last month
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆654Updated last week
• xesscorp / VHDL_Lib
  Library of VHDL components that are useful in larger designs.
  ☆237Updated last year
• sergeykhbr / riscv_vhdl
  Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators
  ☆674Updated last month
• UVVM / UVVM
  UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …
  ☆406Updated last week
• fpganinja / taxi
  AXI, AXI stream, Ethernet, and PCIe components in System Verilog
  ☆367Updated this week
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆830Updated 6 months ago
• TerosTechnology / vscode-terosHDL
  VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!
  ☆640Updated last week