fabriziotappero / ip-coresLinks
A huge collection of VHDL/Verilog open-source IP cores scraped from the web
☆513Updated 2 years ago
Alternatives and similar repositories for ip-cores
Users that are interested in ip-cores are comparing it to the libraries listed below
Sorting:
- Verilog SDRAM memory controller☆339Updated 8 years ago
- A DDR3 memory controller in Verilog for various FPGAs☆502Updated 3 years ago
- Various HDL (Verilog) IP Cores☆828Updated 4 years ago
- Bus bridges and other odds and ends☆582Updated 4 months ago
- Verilog I2C interface for FPGA implementation☆640Updated 5 months ago
- ☆459Updated last month
- Verilog UART☆502Updated 5 months ago
- A simple, basic, formally verified UART controller☆309Updated last year
- IP Core Library - Published and maintained by the Chair for VLSI Design, Diagnostics and Architecture, Faculty of Computer Science, Techn…☆585Updated 3 weeks ago
- SPI Master for FPGA - VHDL and Verilog☆297Updated 2 years ago
- A full-speed device-side USB peripheral core written in Verilog.☆236Updated 2 years ago
- A huge VHDL library for FPGA and digital ASIC development☆393Updated this week
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆444Updated 11 months ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆363Updated last year
- SystemVerilog to Verilog conversion☆659Updated 2 months ago
- A simple RISC-V processor for use in FPGA designs.☆279Updated last year
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆273Updated 5 years ago
- SD-Card controller, using either SPI, SDIO, or eMMC interfaces☆306Updated 3 months ago
- Opensource DDR3 Controller☆381Updated 2 months ago
- lowRISC Style Guides☆448Updated 2 months ago
- A huge collection of VHDL/Verilog open-source IP cores scraped from the web☆111Updated 9 years ago
- FPGA display controller with support for VGA, DVI, and HDMI.☆231Updated 5 years ago
- UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …☆402Updated this week
- A git-friendly Vivado wrapper☆236Updated last year
- synthesiseable ieee 754 floating point library in verilog☆664Updated 2 years ago
- Project F brings FPGAs to life with exciting open-source designs you can build on.☆717Updated 7 months ago
- Small footprint and configurable DRAM core☆433Updated last month
- Small footprint and configurable PCIe core☆575Updated last month
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆413Updated last month
- AXI, AXI stream, Ethernet, and PCIe components in System Verilog☆345Updated 2 weeks ago