Alternatives and similar repositories for ip-cores:

Users that are interested in ip-cores are comparing it to the libraries listed below

• alexforencich / verilog-i2c
  Verilog I2C interface for FPGA implementation
  ☆576Updated 7 months ago
• alexforencich / verilog-uart
  Verilog UART
  ☆446Updated last year
• skordal / potato
  A simple RISC-V processor for use in FPGA designs.
  ☆267Updated 6 months ago
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆521Updated 2 weeks ago
• stffrdhrn / sdram-controller
  Verilog SDRAM memory controller
  ☆316Updated 7 years ago
• sergeykhbr / riscv_vhdl
  Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators
  ☆641Updated 3 months ago
• VLSI-EDA / PoC
  IP Core Library - Published and maintained by the Chair for VLSI Design, Diagnostics and Architecture, Faculty of Computer Science, Techn…
  ☆568Updated 4 years ago
• ultraembedded / core_ddr3_controller
  A DDR3 memory controller in Verilog for various FPGAs
  ☆408Updated 3 years ago
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆591Updated this week
• ultraembedded / cores
  Various HDL (Verilog) IP Cores
  ☆743Updated 3 years ago
• laforest / FPGADesignElements
  A self-contained online book containing a library of FPGA design modules and related coding/design guides.
  ☆414Updated 5 months ago
• UVVM / UVVM
  UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …
  ☆385Updated this week
• slaclab / surf
  A huge VHDL library for FPGA development
  ☆372Updated this week
• lowRISC / style-guides
  lowRISC Style Guides
  ☆389Updated 5 months ago
• efabless / raven-picorv32
  Silicon-validated SoC implementation of the PicoSoc/PicoRV32
  ☆264Updated 4 years ago
• TerosTechnology / vscode-terosHDL
  VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!
  ☆595Updated last week
• olofk / edalize
  An abstraction library for interfacing EDA tools
  ☆663Updated last week
• VLSIDA / OpenRAM
  An open-source static random access memory (SRAM) compiler.
  ☆873Updated 3 months ago
• enjoy-digital / litepcie
  Small footprint and configurable PCIe core
  ☆502Updated 2 weeks ago
• ZipCPU / wbuart32
  A simple, basic, formally verified UART controller
  ☆288Updated last year
• dpretet / async_fifo
  A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
  ☆300Updated 9 months ago
• avakar / usbcorev
  A full-speed device-side USB peripheral core written in Verilog.
  ☆225Updated 2 years ago
• open-logic / open-logic
  Open Logic FPGA Standard Library
  ☆479Updated this week
• dawsonjon / fpu
  synthesiseable ieee 754 floating point library in verilog
  ☆564Updated last year
• nandland / spi-master
  SPI Master for FPGA - VHDL and Verilog
  ☆270Updated last year
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆572Updated 2 weeks ago
• seldridge / verilog
  Repository for basic (and not so basic) Verilog blocks with high re-use potential
  ☆562Updated 6 years ago
• pulp-platform / pulpissimo
  This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…
  ☆399Updated 2 weeks ago
• pulp-platform / pulp
  This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…
  ☆473Updated 2 months ago
• klyone / opencores-ip
  A huge collection of VHDL/Verilog open-source IP cores scraped from the web
  ☆73Updated 9 years ago