Alternatives and similar repositories for PoC

Users that are interested in PoC are comparing it to the libraries listed below

• UVVM / UVVM
  UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …
  ☆411Updated last month
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆602Updated 7 months ago
• VUnit / vunit
  VUnit is a unit testing framework for VHDL/SystemVerilog
  ☆794Updated 3 months ago
• OSVVM / OSVVM
  OSVVM Utility Library: AlertLogPkg, CoveragePkg, RandomPkg, ScoreboardGenericPkg, MemoryPkg, TbUtilPkg, TranscriptPkg, ...
  ☆251Updated last month
• slaclab / surf
  A huge VHDL library for FPGA and digital ASIC development
  ☆407Updated this week
• olofk / edalize
  An abstraction library for interfacing EDA tools
  ☆721Updated 2 weeks ago
• olofk / fusesoc
  Package manager and build abstraction tool for FPGA/ASIC development
  ☆1,358Updated 2 weeks ago
• kevinpt / vhdl-extras
  Flexible VHDL library
  ☆191Updated 2 years ago
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆671Updated last week
• pyuvm / pyuvm
  The UVM written in Python
  ☆479Updated last week
• ZipCPU / wbuart32
  A simple, basic, formally verified UART controller
  ☆312Updated last year
• Digilent / vivado-boards
  ☆468Updated 3 months ago
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆840Updated 8 months ago
• sergeykhbr / riscv_vhdl
  Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators
  ☆674Updated 3 months ago
• skordal / potato
  A simple RISC-V processor for use in FPGA designs.
  ☆281Updated last year
• tymonx / logic
  CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.
  ☆283Updated 5 years ago
• bespoke-silicon-group / basejump_stl
  BaseJump STL: A Standard Template Library for SystemVerilog
  ☆613Updated last week
• pulp-platform / pulpissimo
  This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…
  ☆446Updated 5 months ago
• lowRISC / style-guides
  lowRISC Style Guides
  ☆463Updated last week
• fabriziotappero / ip-cores
  A huge collection of VHDL/Verilog open-source IP cores scraped from the web
  ☆539Updated 2 years ago
• seldridge / verilog
  Repository for basic (and not so basic) Verilog blocks with high re-use potential
  ☆597Updated 7 years ago
• TerosTechnology / vscode-terosHDL
  VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!
  ☆665Updated last month
• Xilinx / XilinxTclStore
  Xilinx Tcl Store
  ☆368Updated last week
• f4pga / prjxray
  Documenting the Xilinx 7-series bit-stream format.
  ☆833Updated 5 months ago
• ultraembedded / cores
  Various HDL (Verilog) IP Cores
  ☆842Updated 4 years ago
• open-logic / open-logic
  Open Logic FPGA Standard Library
  ☆807Updated 2 weeks ago
• chipsalliance / Surelog
  SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…
  ☆425Updated 2 months ago
• jeremiah-c-leary / vhdl-style-guide
  Style guide enforcement for VHDL
  ☆226Updated last month
• ghdl / ghdl-yosys-plugin
  VHDL synthesis (based on ghdl)
  ☆352Updated last week
• alexforencich / verilog-uart
  Verilog UART
  ☆511Updated 8 months ago