VLSI-EDA / PoC

Related projects: ⓘ

• UVVM / UVVM
  UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …
  ☆359Updated last month
• VUnit / vunit
  VUnit is a unit testing framework for VHDL/SystemVerilog
  ☆723Updated this week
• OSVVM / OSVVM
  OSVVM Utility Library: AlertLogPkg, CoveragePkg, RandomPkg, ScoreboardGenericPkg, MemoryPkg, TbUtilPkg, TranscriptPkg, ...
  ☆221Updated 2 weeks ago
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆470Updated 8 months ago
• olofk / fusesoc
  Package manager and build abstraction tool for FPGA/ASIC development
  ☆1,164Updated this week
• olofk / edalize
  An abstraction library for interfacing EDA tools
  ☆622Updated 3 weeks ago
• sergeykhbr / riscv_vhdl
  Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators
  ☆619Updated 8 months ago
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆535Updated 2 weeks ago
• kevinpt / vhdl-extras
  Flexible VHDL library
  ☆179Updated last year
• slaclab / surf
  A huge VHDL library for FPGA development
  ☆321Updated this week
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆716Updated last month
• pyuvm / pyuvm
  The UVM written in Python
  ☆358Updated last month
• f4pga / f4pga-arch-defs
  FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.
  ☆270Updated this week
• tymonx / logic
  CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.
  ☆266Updated 4 years ago
• bespoke-silicon-group / basejump_stl
  BaseJump STL: A Standard Template Library for SystemVerilog
  ☆498Updated 2 weeks ago
• pulp-platform / pulpissimo
  This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…
  ☆376Updated last month
• lowRISC / style-guides
  lowRISC Style Guides
  ☆357Updated this week
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆494Updated this week
• chipsalliance / Surelog
  SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…
  ☆353Updated this week
• Xilinx / XilinxTclStore
  Xilinx Tcl Store
  ☆344Updated last week
• skordal / potato
  A simple RISC-V processor for use in FPGA designs.
  ☆258Updated last month
• ghdl / ghdl-yosys-plugin
  VHDL synthesis (based on ghdl)
  ☆301Updated 2 months ago
• nickg / nvc
  VHDL compiler and simulator
  ☆629Updated this week
• YosysHQ / sby
  SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows
  ☆389Updated this week
• alexforencich / verilog-i2c
  Verilog I2C interface for FPGA implementation
  ☆515Updated 2 months ago
• enjoy-digital / litepcie
  Small footprint and configurable PCIe core
  ☆465Updated this week
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆926Updated 2 months ago
• f4pga / prjxray
  Documenting the Xilinx 7-series bit-stream format.
  ☆755Updated this week
• aolofsson / oh
  Verilog library for ASIC and FPGA designers
  ☆1,155Updated 4 months ago
• TerosTechnology / vscode-terosHDL
  VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!
  ☆536Updated 2 weeks ago