Alternatives and similar repositories for PoC:

Users that are interested in PoC are comparing it to the libraries listed below

• VUnit / vunit
  VUnit is a unit testing framework for VHDL/SystemVerilog
  ☆768Updated 2 weeks ago
• UVVM / UVVM
  UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …
  ☆394Updated this week
• OSVVM / OSVVM
  OSVVM Utility Library: AlertLogPkg, CoveragePkg, RandomPkg, ScoreboardGenericPkg, MemoryPkg, TbUtilPkg, TranscriptPkg, ...
  ☆237Updated 2 weeks ago
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆542Updated this week
• olofk / fusesoc
  Package manager and build abstraction tool for FPGA/ASIC development
  ☆1,265Updated last week
• slaclab / surf
  A huge VHDL library for FPGA development
  ☆382Updated this week
• olofk / edalize
  An abstraction library for interfacing EDA tools
  ☆681Updated last week
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆599Updated last month
• YosysHQ / sby
  SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows
  ☆443Updated this week
• kevinpt / vhdl-extras
  Flexible VHDL library
  ☆183Updated last year
• pyuvm / pyuvm
  The UVM written in Python
  ☆422Updated this week
• alexforencich / verilog-i2c
  Verilog I2C interface for FPGA implementation
  ☆600Updated last month
• sergeykhbr / riscv_vhdl
  Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators
  ☆649Updated 5 months ago
• tymonx / logic
  CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.
  ☆275Updated 5 years ago
• bespoke-silicon-group / basejump_stl
  BaseJump STL: A Standard Template Library for SystemVerilog
  ☆567Updated this week
• TerosTechnology / vscode-terosHDL
  VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!
  ☆607Updated 2 weeks ago
• ghdl / ghdl-yosys-plugin
  VHDL synthesis (based on ghdl)
  ☆333Updated this week
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆615Updated last week
• f4pga / f4pga-arch-defs
  FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.
  ☆281Updated this week
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆795Updated last month
• skordal / potato
  A simple RISC-V processor for use in FPGA designs.
  ☆270Updated 7 months ago
• pulp-platform / pulpissimo
  This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…
  ☆418Updated last month
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,252Updated last week
• lowRISC / style-guides
  lowRISC Style Guides
  ☆419Updated 7 months ago
• f4pga / prjxray
  Documenting the Xilinx 7-series bit-stream format.
  ☆795Updated this week
• Nic30 / hdlConvertor
  Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4
  ☆291Updated last month
• cocotb / cocotb
  cocotb: Python-based chip (RTL) verification
  ☆1,948Updated this week
• nickg / nvc
  VHDL compiler and simulator
  ☆683Updated this week
• fabriziotappero / ip-cores
  A huge collection of VHDL/Verilog open-source IP cores scraped from the web
  ☆456Updated 2 years ago
• xesscorp / VHDL_Lib
  Library of VHDL components that are useful in larger designs.
  ☆234Updated last year