Alternatives and similar repositories for VerilogBoy:

Users that are interested in VerilogBoy are comparing it to the libraries listed below

• wuxx / icesugar
  iCESugar FPGA Board (base on iCE40UP5k)
  ☆385Updated 5 months ago
• Arlet / verilog-6502
  A Verilog HDL model of the MOS 6502 CPU
  ☆341Updated 2 years ago
• YosysHQ / apicula
  Project Apicula 🐝: bitstream documentation for Gowin FPGAs
  ☆547Updated this week
• strigeus / fpganes
  NES in Verilog
  ☆194Updated 3 years ago
• brianbennett / fpga_nes
  FPGA-based Nintendo Entertainment System Emulator
  ☆269Updated last year
• projf / projf-explore
  Project F brings FPGAs to life with exciting open-source designs you can build on.
  ☆638Updated 2 months ago
• litex-hub / linux-on-litex-vexriscv
  Linux on LiteX-VexRiscv
  ☆627Updated 3 weeks ago
• enjoy-digital / litedram
  Small footprint and configurable DRAM core
  ☆403Updated 3 months ago
• openrisc / mor1kx
  mor1kx - an OpenRISC 1000 processor IP core
  ☆528Updated 3 weeks ago
• ZipCPU / zipcpu
  A small, light weight, RISC CPU soft core
  ☆1,378Updated 2 months ago
• jamieiles / 80x86
  80186 compatible SystemVerilog CPU core and FPGA reference design
  ☆390Updated last year
• bluespec / Piccolo
  RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)
  ☆322Updated 3 years ago
• laforest / FPGADesignElements
  A self-contained online book containing a library of FPGA design modules and related coding/design guides.
  ☆426Updated 7 months ago
• ultraembedded / FPGAmp
  720p FPGA Media Player (RISC-V + Motion JPEG + SD + HDMI on an Artix 7)
  ☆277Updated 4 years ago
• ultraembedded / cores
  Various HDL (Verilog) IP Cores
  ☆774Updated 3 years ago
• f32c / f32c
  A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz
  ☆413Updated this week
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆615Updated 2 weeks ago
• ultraembedded / core_ddr3_controller
  A DDR3 memory controller in Verilog for various FPGAs
  ☆439Updated 3 years ago
• sergeykhbr / riscv_vhdl
  Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators
  ☆649Updated 5 months ago
• ultraembedded / biriscv
  32-bit Superscalar RISC-V CPU
  ☆994Updated 3 years ago
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,559Updated last month
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆542Updated last week
• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆867Updated last year
• YosysHQ / oss-cad-suite-build
  Multi-platform nightly builds of open source digital design and verification tools
  ☆1,022Updated this week
• ZipCPU / wbuart32
  A simple, basic, formally verified UART controller
  ☆298Updated last year
• projf / display_controller
  FPGA display controller with support for VGA, DVI, and HDMI.
  ☆228Updated 5 years ago
• stffrdhrn / sdram-controller
  Verilog SDRAM memory controller
  ☆325Updated 7 years ago
• skordal / potato
  A simple RISC-V processor for use in FPGA designs.
  ☆270Updated 8 months ago
• hdl-util / hdmi
  Send video/audio over HDMI on an FPGA
  ☆1,150Updated last year
• bluespec / Flute
  RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance
  ☆366Updated last year