zephray / VerilogBoy
A Pi emulating a GameBoy sounds cheap. What about an FPGA?
☆469Updated 2 years ago
Alternatives and similar repositories for VerilogBoy:
Users that are interested in VerilogBoy are comparing it to the libraries listed below
- A Verilog HDL model of the MOS 6502 CPU☆335Updated last year
- FPGA-based Nintendo Entertainment System Emulator☆266Updated last year
- iCESugar FPGA Board (base on iCE40UP5k)☆369Updated 2 months ago
- Project Apicula 🐝: bitstream documentation for Gowin FPGAs☆520Updated this week
- NES in Verilog☆191Updated 3 years ago
- Project F brings FPGAs to life with exciting open-source designs you can build on.☆607Updated 3 weeks ago
- Universal utility for programming FPGA☆1,249Updated this week
- Linux on LiteX-VexRiscv☆602Updated 6 months ago
- SERV - The SErial RISC-V CPU☆1,467Updated last month
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆360Updated last year
- Multi-platform nightly builds of open source digital design and verification tools☆920Updated this week
- A simple, basic, formally verified UART controller☆284Updated 11 months ago
- Send video/audio over HDMI on an FPGA☆1,114Updated 11 months ago
- Small footprint and configurable DRAM core☆387Updated last week
- SD-Card controller, using either SPI, SDIO, or eMMC interfaces☆231Updated 2 weeks ago
- A huge collection of VHDL/Verilog open-source IP cores scraped from the web☆406Updated 2 years ago
- A DDR3 memory controller in Verilog for various FPGAs☆387Updated 3 years ago
- RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)☆313Updated 2 years ago
- 720p FPGA Media Player (RISC-V + Motion JPEG + SD + HDMI on an Artix 7)☆274Updated 4 years ago
- 80186 compatible SystemVerilog CPU core and FPGA reference design☆384Updated 9 months ago
- nextpnr portable FPGA place and route tool☆1,356Updated this week
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆636Updated 2 months ago
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆413Updated this week
- VeeR EH1 core☆836Updated last year
- A full-speed device-side USB peripheral core written in Verilog.☆221Updated 2 years ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,232Updated this week
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆615Updated last week
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆887Updated 2 months ago
- Examples for iCE40 UltraPlus FPGA: BRAM, SPRAM, SPI, flash, DSP and a working RISC-V implementation☆255Updated 11 months ago
- GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …☆684Updated this week