zephray / VerilogBoy
A Pi emulating a GameBoy sounds cheap. What about an FPGA?
☆454Updated last year
Related projects: ⓘ
- A Verilog HDL model of the MOS 6502 CPU☆325Updated last year
- Project F brings FPGAs to life with exciting open-source designs you can build on.☆567Updated 3 months ago
- iCESugar FPGA Board (base on iCE40UP5k)☆354Updated 3 months ago
- 80186 compatible SystemVerilog CPU core and FPGA reference design☆371Updated 5 months ago
- FPGA-based Nintendo Entertainment System Emulator☆258Updated 8 months ago
- Linux on LiteX-VexRiscv☆566Updated 2 months ago
- Project Apicula 🐝: bitstream documentation for Gowin FPGAs☆466Updated this week
- SERV - The SErial RISC-V CPU☆1,375Updated 3 weeks ago
- NES in Verilog☆185Updated 3 years ago
- Small footprint and configurable DRAM core☆371Updated 2 weeks ago
- A small, light weight, RISC CPU soft core☆1,268Updated 3 weeks ago
- 720p FPGA Media Player (RISC-V + Motion JPEG + SD + HDMI on an Artix 7)☆260Updated 3 years ago
- Multi-platform nightly builds of open source digital design and verification tools☆787Updated this week
- Send video/audio over HDMI on an FPGA☆1,074Updated 7 months ago
- SystemVerilog to Verilog conversion☆535Updated 2 weeks ago
- A simple RISC-V processor for use in FPGA designs.☆258Updated last month
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆619Updated 8 months ago
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆387Updated last week
- nextpnr portable FPGA place and route tool☆1,283Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,164Updated this week
- 32-bit Superscalar RISC-V CPU☆840Updated 3 years ago
- Universal utility for programming FPGA☆1,164Updated 2 weeks ago
- Examples for iCE40 UltraPlus FPGA: BRAM, SPRAM, SPI, flash, DSP and a working RISC-V implementation☆241Updated 7 months ago
- GPL v3 2D/3D graphics engine in verilog☆655Updated 10 years ago
- A huge collection of VHDL/Verilog open-source IP cores scraped from the web☆360Updated last year
- An open source USB bootloader for FPGAs☆356Updated last year
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆586Updated this week
- RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)☆305Updated 2 years ago
- Small footprint and configurable PCIe core☆465Updated this week
- A simple, basic, formally verified UART controller☆272Updated 7 months ago