ZipCPU / dspfiltersLinks
A collection of demonstration digital filters
☆152Updated last year
Alternatives and similar repositories for dspfilters
Users that are interested in dspfilters are comparing it to the libraries listed below
Sorting:
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆113Updated 4 years ago
- A series of CORDIC related projects☆106Updated 6 months ago
- Verilog digital signal processing components☆139Updated 2 years ago
- A configurable C++ generator of pipelined Verilog FFT cores☆240Updated last year
- A collection of phase locked loop (PLL) related projects☆106Updated last year
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆168Updated last week
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆87Updated 2 years ago
- (RETIRED see https://github.com/analogdevicesinc/hdl instead) FPGA interface reference designs for Analog Devices mixed signal IC product…☆89Updated 6 years ago
- Digitally synthesizable architecture for SerDes using Skywater Open PDK 130 nm technology.☆162Updated 3 years ago
- Control and Status Register map generator for HDL projects☆116Updated last week
- sliding DFT for FPGA, targetting Lattice ICE40 1k☆77Updated 5 years ago
- FuseSoC standard core library☆139Updated last week
- Digital Interpolation Techniques Applied to Digital Signal Processing☆61Updated 11 months ago
- ☆93Updated last year
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆113Updated 3 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆147Updated 3 months ago
- DPLL for phase-locking to 1PPS signal☆32Updated 8 years ago
- RTL Verilog library for various DSP modules☆88Updated 3 years ago
- A utility for Composing FPGA designs from Peripherals☆179Updated 5 months ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆46Updated last year
- Floating point Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source lang. - VHDL).☆59Updated 2 years ago
- VHDL-2008 Support Library☆57Updated 8 years ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆59Updated 3 years ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆33Updated 3 months ago
- Verilog wishbone components☆115Updated last year
- Python script to transform a VCD file to wavedrom format☆77Updated 2 years ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆60Updated this week
- Mathematical Functions in Verilog☆92Updated 4 years ago
- Verilog module for calculation of FFT.☆174Updated 12 years ago
- A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆61Updated 3 years ago