ZipCPU / dspfiltersLinks
A collection of demonstration digital filters
☆154Updated last year
Alternatives and similar repositories for dspfilters
Users that are interested in dspfilters are comparing it to the libraries listed below
Sorting:
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆115Updated 4 years ago
- A configurable C++ generator of pipelined Verilog FFT cores☆245Updated last year
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆88Updated 2 years ago
- A collection of phase locked loop (PLL) related projects☆107Updated last year
- sliding DFT for FPGA, targetting Lattice ICE40 1k☆77Updated 5 years ago
- A series of CORDIC related projects☆110Updated 8 months ago
- Verilog digital signal processing components☆146Updated 2 years ago
- Digital Interpolation Techniques Applied to Digital Signal Processing☆62Updated last year
- Control and Status Register map generator for HDL projects☆121Updated 2 months ago
- FuseSoC standard core library☆146Updated 2 months ago
- A guide to creating custom AXI-lite slave peripherals using the Xilinx Vivado tools☆40Updated 7 years ago
- Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC☆109Updated 8 years ago
- A Python package to use FPGA development tools programmatically.☆138Updated 4 months ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆63Updated 3 weeks ago
- Verilog wishbone components☆117Updated last year
- VHDL-2008 Support Library☆57Updated 8 years ago
- (RETIRED see https://github.com/analogdevicesinc/hdl instead) FPGA interface reference designs for Analog Devices mixed signal IC product…☆89Updated 6 years ago
- VHDL library 4 FPGAs☆181Updated this week
- DPLL for phase-locking to 1PPS signal☆32Updated 9 years ago
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆114Updated 4 years ago
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆174Updated 3 weeks ago
- ☆98Updated last year
- Extensible FPGA control platform☆62Updated 2 years ago
- ☆134Updated 7 months ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆94Updated 5 years ago
- assorted library of utility cores for amaranth HDL☆94Updated 10 months ago
- FPGA and Digital ASIC Build System☆76Updated 3 weeks ago
- ☆113Updated 4 months ago
- A wishbone controlled scope for FPGA's☆83Updated last year
- Single Port RAM, Dual Port RAM, FIFO☆26Updated 3 years ago