A collection of demonstration digital filters
☆166Jan 18, 2024Updated 2 years ago
Alternatives and similar repositories for dspfilters
Users that are interested in dspfilters are comparing it to the libraries listed below
Sorting:
- Digital Interpolation Techniques Applied to Digital Signal Processing☆67Jun 24, 2024Updated last year
- RTL Verilog library for various DSP modules☆95Feb 17, 2022Updated 4 years ago
- A wishbone controlled PWM (audio) controller☆18Jan 16, 2024Updated 2 years ago
- A wishbone controlled scope for FPGA's☆88Jan 12, 2024Updated 2 years ago
- Verilog digital signal processing components☆171Oct 30, 2022Updated 3 years ago
- A collection of phase locked loop (PLL) related projects☆117Jan 18, 2024Updated 2 years ago
- USB capture IP☆25Jun 6, 2020Updated 5 years ago
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- A simple, basic, formally verified UART controller☆326Jan 29, 2024Updated 2 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆160Feb 27, 2025Updated last year
- Wishbone controlled I2C controllers☆57Nov 12, 2024Updated last year
- 10Gb Ethernet Switch☆255Oct 16, 2025Updated 4 months ago
- Useful m-scripts for DSP (CIC, FIR, FFT, Fast convolution, Partial Filters etc.)☆31Aug 14, 2020Updated 5 years ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆10Jul 17, 2014Updated 11 years ago
- Repository for basic (and not so basic) Verilog blocks with high re-use potential☆616Mar 15, 2018Updated 7 years ago
- FIR implemention with Verilog☆50May 18, 2019Updated 6 years ago
- Various HDL (Verilog) IP Cores☆876Jul 1, 2021Updated 4 years ago
- A small, light weight, RISC CPU soft core☆1,514Dec 8, 2025Updated 2 months ago
- A series of CORDIC related projects☆121Nov 12, 2024Updated last year
- A configurable C++ generator of pipelined Verilog FFT cores☆255Apr 18, 2024Updated last year
- Ethernet MAC 10/100 Mbps☆33Oct 31, 2021Updated 4 years ago
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆33Aug 7, 2021Updated 4 years ago
- FIR Filter in Verilog☆15Nov 17, 2019Updated 6 years ago
- AltOr32 - Alternative Lightweight OpenRisc CPU☆13Dec 17, 2015Updated 10 years ago
- Verilog Modules for DSP functions and other common tasks to make FPGA development easier and more fun.☆20Jun 7, 2015Updated 10 years ago
- HDL libraries and projects☆1,861Updated this week
- This is an OOT module for GNU Radio integrating verilog simulation feature☆38Sep 23, 2019Updated 6 years ago
- A ZipCPU based demonstration of the MAX1000 FPGA board☆23May 11, 2021Updated 4 years ago
- USB -> AXI Debug Bridge☆42Jun 5, 2021Updated 4 years ago
- A basic Soft(Gate)ware Defined Radio architecture☆101Jan 18, 2024Updated 2 years ago
- Digital audio equalizer created written in Verilog for Altera DE1 SoC FPGA board.☆12Aug 9, 2019Updated 6 years ago
- nextpnr portable FPGA place and route tool☆11Nov 30, 2020Updated 5 years ago
- Wishbone SATA Controller☆24Oct 16, 2025Updated 4 months ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Jan 22, 2025Updated last year
- Verilog FPGA code : including experimental DSP audio processor☆13Dec 1, 2020Updated 5 years ago
- Verilog modules for software-defined radio.☆19Dec 31, 2012Updated 13 years ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆76Nov 8, 2025Updated 3 months ago
- Bus bridges and other odds and ends☆639Apr 14, 2025Updated 10 months ago
- A Video display simulator☆177May 16, 2025Updated 9 months ago