ZipCPU / dspfiltersLinks
A collection of demonstration digital filters
☆155Updated last year
Alternatives and similar repositories for dspfilters
Users that are interested in dspfilters are comparing it to the libraries listed below
Sorting:
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆117Updated 4 years ago
- A configurable C++ generator of pipelined Verilog FFT cores☆246Updated last year
- A collection of phase locked loop (PLL) related projects☆108Updated last year
- A series of CORDIC related projects☆110Updated 9 months ago
- Verilog digital signal processing components☆150Updated 2 years ago
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆88Updated 2 years ago
- sliding DFT for FPGA, targetting Lattice ICE40 1k☆77Updated 5 years ago
- Digital Interpolation Techniques Applied to Digital Signal Processing☆62Updated last year
- FuseSoC standard core library☆147Updated 3 months ago
- Verilog wishbone components☆117Updated last year
- (RETIRED see https://github.com/analogdevicesinc/hdl instead) FPGA interface reference designs for Analog Devices mixed signal IC product…☆89Updated 6 years ago
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆114Updated 4 years ago
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆177Updated last week
- A Python package to use FPGA development tools programmatically.☆138Updated 5 months ago
- A guide to creating custom AXI-lite slave peripherals using the Xilinx Vivado tools☆41Updated 7 years ago
- ☆99Updated last year
- Control and Status Register map generator for HDL projects☆122Updated 3 months ago
- Extensible FPGA control platform☆62Updated 2 years ago
- VHDL-2008 Support Library☆57Updated 8 years ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆64Updated last week
- DPLL for phase-locking to 1PPS signal☆32Updated 9 years ago
- Verilog module for calculation of FFT.☆179Updated 13 years ago
- VHDL library 4 FPGAs☆181Updated this week
- ☆135Updated 8 months ago
- Tri-mode (10/100/1000) full-duplex FPGA ethernet MAC in VHDL☆174Updated last year
- Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC☆109Updated 8 years ago
- An Open Source configuration of the Arty platform☆131Updated last year
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆95Updated 5 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆46Updated last year
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆34Updated 6 months ago