ZipCPU / dspfilters
A collection of demonstration digital filters
☆148Updated last year
Alternatives and similar repositories for dspfilters:
Users that are interested in dspfilters are comparing it to the libraries listed below
- Verilog digital signal processing components☆129Updated 2 years ago
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆159Updated this week
- A configurable C++ generator of pipelined Verilog FFT cores☆233Updated 11 months ago
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆112Updated 4 years ago
- A collection of phase locked loop (PLL) related projects☆103Updated last year
- Fully parametrizable combinatorial parallel LFSR/CRC module☆145Updated 3 weeks ago
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆82Updated 2 years ago
- A series of CORDIC related projects☆98Updated 4 months ago
- VHDL-2008 Support Library☆57Updated 8 years ago
- Control and Status Register map generator for HDL projects☆110Updated last month
- FuseSoC standard core library☆128Updated last month
- VHDL library 4 FPGAs☆175Updated this week
- sliding DFT for FPGA, targetting Lattice ICE40 1k☆73Updated 4 years ago
- (RETIRED see https://github.com/analogdevicesinc/hdl instead) FPGA interface reference designs for Analog Devices mixed signal IC product…☆88Updated 6 years ago
- ☆129Updated 3 months ago
- Digitally synthesizable architecture for SerDes using Skywater Open PDK 130 nm technology.☆150Updated 2 years ago
- Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC☆92Updated 8 years ago
- assorted library of utility cores for amaranth HDL☆86Updated 6 months ago
- ☆90Updated last year
- A guide to creating custom AXI-lite slave peripherals using the Xilinx Vivado tools☆40Updated 6 years ago
- Flexible VHDL library☆183Updated last year
- Digital Interpolation Techniques Applied to Digital Signal Processing☆59Updated 8 months ago
- RTL Verilog library for various DSP modules☆85Updated 3 years ago
- Mathematical Functions in Verilog☆91Updated 4 years ago
- A utility for Composing FPGA designs from Peripherals☆173Updated 3 months ago
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆110Updated 3 years ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆33Updated last month
- An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)☆72Updated 3 years ago
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆58Updated 4 months ago
- Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)☆66Updated last month