ZipCPU / dspfilters
A collection of demonstration digital filters
☆142Updated last year
Alternatives and similar repositories for dspfilters:
Users that are interested in dspfilters are comparing it to the libraries listed below
- A series of CORDIC related projects☆94Updated 2 months ago
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆108Updated 3 years ago
- Verilog digital signal processing components☆120Updated 2 years ago
- A collection of phase locked loop (PLL) related projects☆100Updated last year
- A configurable C++ generator of pipelined Verilog FFT cores☆227Updated 9 months ago
- sliding DFT for FPGA, targetting Lattice ICE40 1k☆73Updated 4 years ago
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆131Updated this week
- A guide to creating custom AXI-lite slave peripherals using the Xilinx Vivado tools☆40Updated 6 years ago
- Extensible FPGA control platform☆55Updated last year
- (RETIRED see https://github.com/analogdevicesinc/hdl instead) FPGA interface reference designs for Analog Devices mixed signal IC product…☆88Updated 6 years ago
- Verilog module for calculation of FFT.☆166Updated 12 years ago
- Digitally synthesizable architecture for SerDes using Skywater Open PDK 130 nm technology.☆149Updated 2 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆90Updated 4 years ago
- VHDL-2008 Support Library☆57Updated 8 years ago
- FuseSoC standard core library☆124Updated 3 weeks ago
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆109Updated 3 years ago
- assorted library of utility cores for amaranth HDL☆85Updated 4 months ago
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆56Updated 2 months ago
- Collection of open-source peripherals in Verilog☆173Updated 2 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆141Updated last year
- ☆124Updated last month
- VHDL Modules☆23Updated 9 years ago
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆79Updated last year
- Start here. Includes all other OSVVM libraries as submodules: Utility, Common, Verification Component, and Script.☆52Updated this week
- A utility for Composing FPGA designs from Peripherals☆170Updated 3 weeks ago
- VHDL library 4 FPGAs☆169Updated this week
- Control and Status Register map generator for HDL projects☆108Updated this week
- Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC☆87Updated 8 years ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆54Updated this week
- ☆56Updated 2 years ago