ZipCPU / dspfilters
A collection of demonstration digital filters
☆145Updated last year
Alternatives and similar repositories for dspfilters:
Users that are interested in dspfilters are comparing it to the libraries listed below
- A collection of phase locked loop (PLL) related projects☆101Updated last year
- Verilog digital signal processing components☆126Updated 2 years ago
- A configurable C++ generator of pipelined Verilog FFT cores☆230Updated 10 months ago
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆152Updated this week
- A series of CORDIC related projects☆95Updated 3 months ago
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆109Updated 4 years ago
- sliding DFT for FPGA, targetting Lattice ICE40 1k☆73Updated 4 years ago
- Control and Status Register map generator for HDL projects☆109Updated this week
- Fully parametrizable combinatorial parallel LFSR/CRC module☆143Updated 2 years ago
- Mathematical Functions in Verilog☆88Updated 3 years ago
- Digitally synthesizable architecture for SerDes using Skywater Open PDK 130 nm technology.☆150Updated 2 years ago
- VHDL library 4 FPGAs☆169Updated 2 weeks ago
- (RETIRED see https://github.com/analogdevicesinc/hdl instead) FPGA interface reference designs for Analog Devices mixed signal IC product…☆88Updated 6 years ago
- ☆86Updated last year
- VHDL-2008 Support Library☆57Updated 8 years ago
- assorted library of utility cores for amaranth HDL☆86Updated 5 months ago
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆81Updated 2 years ago
- Tri-mode (10/100/1000) full-duplex FPGA ethernet MAC in VHDL☆159Updated last year
- FPGA and Digital ASIC Build System☆73Updated this week
- Extensible FPGA control platform☆57Updated last year
- DPLL for phase-locking to 1PPS signal☆29Updated 8 years ago
- An Open Source configuration of the Arty platform☆125Updated last year
- An open-source HDL register code generator fast enough to run in real time.☆44Updated this week
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆33Updated 3 weeks ago
- Verilog module for calculation of FFT.☆167Updated 12 years ago
- Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)☆65Updated 2 weeks ago
- Flexible VHDL library☆183Updated last year
- A guide to creating custom AXI-lite slave peripherals using the Xilinx Vivado tools☆40Updated 6 years ago
- A utility for Composing FPGA designs from Peripherals☆170Updated last month
- Source code from the MicroZed Chronicles blog hosted by Xcell Daily Blog☆189Updated 6 years ago