FPGAwars / FPGA-peripheralsLinks
Collection of open-source peripherals in Verilog
☆183Updated 3 years ago
Alternatives and similar repositories for FPGA-peripherals
Users that are interested in FPGA-peripherals are comparing it to the libraries listed below
Sorting:
- An Open Source configuration of the Arty platform☆132Updated last year
- A wishbone controlled scope for FPGA's☆84Updated last year
- VHDL library 4 FPGAs☆181Updated this week
- A utility for Composing FPGA designs from Peripherals☆185Updated 11 months ago
- This repository contains small example designs that can be used with the open source icestorm flow.☆153Updated 4 years ago
- An environment for building LiteX based FPGA designs. Makes it easy to get everything you need!☆219Updated 3 years ago
- A 32-bit Microcontroller featuring a RISC-V core☆158Updated 7 years ago
- Multi-platform nightly builds of open source FPGA tools☆299Updated 4 years ago
- SPI master and SPI slave for FPGA written in VHDL☆180Updated 4 years ago
- A full-speed device-side USB peripheral core written in Verilog.☆234Updated 3 years ago
- Library of VHDL components that are useful in larger designs.☆238Updated 2 years ago
- Xilinx Virtual Cable Server for Raspberry Pi☆122Updated 3 years ago
- A simple, basic, formally verified UART controller☆316Updated last year
- Simple UART controller for FPGA written in VHDL☆105Updated 4 years ago
- An open source USB bootloader for FPGAs☆386Updated 2 years ago
- USB Serial on the TinyFPGA BX☆136Updated 4 years ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆185Updated last year
- Receiving and processing 1080p HDMI audio and video on the Artix 7 FPGA☆203Updated 6 years ago
- Lattice iCE40 FPGA experiments - Work in progress☆106Updated 4 years ago
- FuseSoC standard core library☆149Updated 6 months ago
- USB3 PIPE interface for Xilinx 7-Series☆237Updated 3 years ago
- A single-wire bi-directional chip-to-chip interface for FPGAs☆124Updated 9 years ago
- ☆112Updated 8 months ago
- A Simple FPGA Core for Creating VGA/DVI/HDMI/OpenLDI Signals☆246Updated 7 years ago
- ☆137Updated 11 months ago
- A configurable C++ generator of pipelined Verilog FFT cores☆251Updated last year
- A Verilog implementation of DisplayPort protocol for FPGAs☆261Updated 6 years ago
- Source code from the MicroZed Chronicles blog hosted by Xcell Daily Blog☆200Updated 7 years ago
- Verilog wishbone components☆123Updated last year
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆86Updated 2 years ago