Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project
☆153Jan 8, 2026Updated last month
Alternatives and similar repositories for patmos
Users that are interested in patmos are comparing it to the libraries listed below
Sorting:
- Port of the LLVM compiler infrastructure to the time-predictable processor Patmos☆15Apr 2, 2025Updated 11 months ago
- A reconfigurable and extensible VLIW processor implemented in VHDL☆40Mar 14, 2015Updated 10 years ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Nov 22, 2019Updated 6 years ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆222Jan 23, 2020Updated 6 years ago
- Lipsi: Probably the Smallest Processor in the World☆88Apr 15, 2024Updated last year
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Nov 24, 2019Updated 6 years ago
- Chisel examples and code snippets☆268Aug 1, 2022Updated 3 years ago
- A time-predictable processor for mixed-criticality systems☆60Nov 7, 2024Updated last year
- ☆13Feb 13, 2021Updated 5 years ago
- Chisel/Firrtl execution engine☆155Aug 21, 2024Updated last year
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆313Feb 20, 2026Updated last week
- OpenSoC Fabric - A Network-On-Chip Generator☆176Jun 18, 2020Updated 5 years ago
- Experiments with fixed function renderers and Chisel HDL☆60Mar 31, 2019Updated 6 years ago
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆33Apr 13, 2021Updated 4 years ago
- Chisel components for FPGA projects☆128Sep 19, 2023Updated 2 years ago
- A prototype GUI for chisel-development☆51Jun 9, 2020Updated 5 years ago
- educational microarchitectures for risc-v isa☆740Sep 1, 2025Updated 6 months ago
- Tile based architecture designed for computing efficiency, scalability and generality☆279Feb 20, 2026Updated last week
- Next generation CGRA generator☆118Feb 14, 2026Updated 2 weeks ago
- Verilog Configurable Cache☆192Updated this week
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Jan 6, 2022Updated 4 years ago
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆129Feb 24, 2026Updated last week
- ☆82Feb 7, 2025Updated last year
- A vector processor implemented in Chisel☆21Aug 3, 2014Updated 11 years ago
- Digital Design with Chisel☆898Feb 26, 2026Updated last week
- Parallel Array of Simple Cores. Multicore processor.☆100May 16, 2019Updated 6 years ago
- A Linux-capable RISC-V multicore for and by the world☆769Feb 9, 2026Updated 3 weeks ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆53Apr 6, 2020Updated 5 years ago
- (System)Verilog to Chisel translator☆116May 20, 2022Updated 3 years ago
- A tiny POWER Open ISA soft processor written in Chisel☆114Feb 13, 2023Updated 3 years ago
- Lemberg is a time-predictable VLIW processor optimized for performance.☆21May 8, 2013Updated 12 years ago
- SPIR-V fragment shader GPU core based on RISC-V☆44May 26, 2021Updated 4 years ago
- Wrapper for ETH Ariane Core☆22Sep 2, 2025Updated 6 months ago
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated last year
- ☆367Sep 12, 2025Updated 5 months ago
- mor1kx - an OpenRISC 1000 processor IP core☆577Aug 21, 2025Updated 6 months ago
- Chisel implementation of the NVIDIA Deep Learning Accelerator (NVDLA), with self-driving accelerated☆235Dec 22, 2025Updated 2 months ago
- An example Hardware Processing Engine☆12Feb 4, 2023Updated 3 years ago
- a clone of POCL that includes RISC-V newlib devices support and Vortex☆49Jan 14, 2026Updated last month