t-crest / patmosLinks
Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project
☆148Updated 2 months ago
Alternatives and similar repositories for patmos
Users that are interested in patmos are comparing it to the libraries listed below
Sorting:
- RiscyOO: RISC-V Out-of-Order Processor☆164Updated 5 years ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Updated 5 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆177Updated 5 months ago
- Open Application-Specific Instruction Set processor tools (OpenASIP)☆165Updated last week
- Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.☆116Updated 5 months ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆233Updated 11 months ago
- A time-predictable processor for mixed-criticality systems☆58Updated 11 months ago
- Lipsi: Probably the Smallest Processor in the World☆88Updated last year
- ☆86Updated 4 months ago
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 6 years ago
- Main page☆128Updated 5 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆57Updated 5 years ago
- ☆104Updated 3 years ago
- Open-source FPGA research and prototyping framework.☆208Updated last year
- OmniXtend cache coherence protocol☆82Updated 4 months ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆125Updated last year
- Mutation Cover with Yosys (MCY)☆88Updated last week
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 3 years ago
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆37Updated 4 years ago
- FPGA Assembly (FASM) Parser and Generator☆97Updated 3 years ago
- (System)Verilog to Chisel translator☆117Updated 3 years ago
- A scala based simulator for circuits described by a LoFirrtl file☆49Updated 2 years ago
- The specification for the FIRRTL language☆62Updated this week
- A Tiny Processor Core☆113Updated 3 months ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆121Updated 3 months ago
- ☆50Updated last month
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆88Updated last year
- educational microarchitectures for risc-v isa☆67Updated 6 years ago
- Yet Another RISC-V Implementation☆98Updated last year
- A SystemVerilog source file pickler.☆60Updated last year