schoeberl / chisel-emptyLinks
An almost empty chisel project as a starting point for hardware design
☆33Updated 11 months ago
Alternatives and similar repositories for chisel-empty
Users that are interested in chisel-empty are comparing it to the libraries listed below
Sorting:
- ☆57Updated 6 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆62Updated 4 years ago
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆46Updated 2 years ago
- Advanced Architecture Labs with CVA6☆72Updated last year
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.☆55Updated last year
- An open-source UCIe controller implementation☆81Updated this week
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆67Updated 2 years ago
- ☆69Updated 11 months ago
- ☆32Updated 5 months ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆54Updated 3 years ago
- ☆19Updated 2 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆31Updated 2 weeks ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆94Updated last month
- ☆22Updated 2 years ago
- ☆61Updated 8 months ago
- Chisel Learning Journey☆111Updated 2 years ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆31Updated this week
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆218Updated last month
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆77Updated last month
- ☆91Updated 3 months ago
- Pick your favorite language to verify your chip.☆75Updated last week
- For contributions of Chisel IP to the chisel community.☆70Updated last year
- ☆82Updated last year
- 关于移植模型至gemmini的文档☆32Updated 3 years ago
- Examples for creating AXI-interfaced peripherals in Chisel☆76Updated 10 years ago
- ☆24Updated 4 years ago
- ☆52Updated 11 months ago
- ☆89Updated last month