An almost empty chisel project as a starting point for hardware design
☆39Jan 27, 2025Updated last year
Alternatives and similar repositories for chisel-empty
Users that are interested in chisel-empty are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆236Jul 3, 2026Updated last month
- Chisel examples and code snippets☆284Aug 1, 2022Updated 4 years ago
- Lipsi: Probably the Smallest Processor in the World☆90Apr 15, 2024Updated 2 years ago
- Simple RISC-V 3-stage Pipeline in Chisel☆619Aug 9, 2024Updated 2 years ago
- An implementation of RISC-V☆54Jul 14, 2026Updated 3 weeks ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Digital Design with Chisel☆925Jul 21, 2026Updated 2 weeks ago
- Hardware design with Chisel☆36Feb 9, 2023Updated 3 years ago
- ☆12Jan 19, 2022Updated 4 years ago
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆234Aug 19, 2024Updated last year
- IOPMP IP☆26Jul 11, 2025Updated last year
- Research about dataflow architecture☆15Nov 30, 2023Updated 2 years ago
- ☆39Updated this week
- Provides various testers for chisel users☆101Jan 12, 2023Updated 3 years ago
- A configurable general purpose graphics processing unit for☆12May 18, 2019Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Support Repository of "How to make RISC-V Microcomputer using FPGA for programmer"☆18Jul 30, 2019Updated 7 years ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆34Updated this week
- This project proposes a distributed communication protocol called MPIQ (Classical-Quantum Message Passing Interface) for the "classical +…☆15Apr 2, 2026Updated 4 months ago
- A tiny FP8 multiplication unit written in Verilog. TinyTapeout 2 submission.☆14Nov 23, 2022Updated 3 years ago
- A dynamic verification library for Chisel.☆163Nov 9, 2024Updated last year
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, A…☆47Nov 8, 2023Updated 2 years ago
- ☆10Dec 15, 2023Updated 2 years ago
- For contributions of Chisel IP to the chisel community.☆73Nov 7, 2024Updated last year
- SDK Firmware infrastructure, contain RTOS Abstraction Layer, demos, SweRV Processor Support Package, and more ...☆33Dec 9, 2021Updated 4 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- A Style Guide for the Chisel Hardware Construction Language☆110Jul 16, 2021Updated 5 years ago
- A Tiny Processor Core☆117Jul 14, 2025Updated last year
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆12Aug 22, 2021Updated 4 years ago
- ☆11Jun 28, 2020Updated 6 years ago
- The home of the Chisel3 website☆21May 24, 2024Updated 2 years ago
- This is my graduation project, a simple processor soft core, which implements RV32I ISA.☆17May 23, 2019Updated 7 years ago
- A template project for beginning new Chisel work☆707Feb 24, 2026Updated 5 months ago
- Designed a pipelined calculation engine to read input/weights of neuron and compute/store results in SystemVerilog. Implemented fabric to…☆12Feb 12, 2019Updated 7 years ago
- Nix template for the chisel-based industrial designing flows.☆58Jul 21, 2026Updated 2 weeks ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Verilog implementation of a simple riscv cpu☆19Oct 28, 2021Updated 4 years ago
- ☆25Oct 24, 2022Updated 3 years ago
- Convert json descriptions of quant algorithms to verilog HDL.☆15Jul 3, 2020Updated 6 years ago
- SystemC simulator of a highly customizable Nostrum network-on-chip (NoC).☆14Apr 20, 2014Updated 12 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆174May 10, 2025Updated last year
- ☆44Oct 21, 2025Updated 9 months ago
- ☆25Jun 14, 2026Updated last month