schoeberl / chisel-empty
An almost empty chisel project as a starting point for hardware design
☆30Updated 3 months ago
Alternatives and similar repositories for chisel-empty:
Users that are interested in chisel-empty are comparing it to the libraries listed below
- ☆46Updated 6 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆53Updated 3 years ago
- Advanced Architecture Labs with CVA6☆59Updated last year
- ☆20Updated last month
- eyeriss-chisel3☆40Updated 3 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆26Updated last week
- ☆64Updated 3 months ago
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆39Updated last year
- ☆27Updated 4 years ago
- ☆33Updated last month
- ☆22Updated 2 years ago
- ☆21Updated last month
- RISC-V Matrix Specification☆22Updated 5 months ago
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆17Updated last month
- ☆18Updated 2 years ago
- Ratatoskr NoC Simulator☆25Updated 4 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆62Updated last year
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆56Updated last month
- A Style Guide for the Chisel Hardware Construction Language☆107Updated 3 years ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 6 months ago
- A 2-Way Super-Scalar OoO RISC-V Core Based on Intel P6 Microarchitecture.☆14Updated 2 years ago
- ☆32Updated 6 years ago
- For contributions of Chisel IP to the chisel community.☆61Updated 6 months ago
- ☆30Updated 5 months ago
- 关于移植模型至gemmini的文档☆27Updated 3 years ago
- Pure digital components of a UCIe controller☆62Updated last week
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆40Updated 7 months ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆71Updated 2 weeks ago
- ☆40Updated 3 months ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆34Updated 2 weeks ago