schoeberl / chisel-emptyLinks
An almost empty chisel project as a starting point for hardware design
☆33Updated last year
Alternatives and similar repositories for chisel-empty
Users that are interested in chisel-empty are comparing it to the libraries listed below
Sorting:
- ☆58Updated 6 years ago
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆46Updated 2 years ago
- A Style Guide for the Chisel Hardware Construction Language☆109Updated 4 years ago
- An open-source UCIe implementation☆82Updated last week
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆62Updated 4 years ago
- Advanced Architecture Labs with CVA6☆76Updated 2 years ago
- ☆32Updated 6 months ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆82Updated 2 months ago
- Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.☆55Updated last year
- Chisel Learning Journey☆111Updated 2 years ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆33Updated this week
- ☆71Updated this week
- A RISC-V Symmetric Multiprocessor(SMP) based on TileLink and can run Linux OS☆34Updated 3 months ago
- ☆90Updated last month
- ☆22Updated 2 years ago
- Examples for creating AXI-interfaced peripherals in Chisel☆75Updated 10 years ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆54Updated 3 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆31Updated last month
- DUTH RISC-V Superscalar Microprocessor☆33Updated last year
- ☆31Updated 5 years ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆63Updated 3 weeks ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆114Updated 2 years ago
- Pick your favorite language to verify your chip.☆77Updated last week
- ☆64Updated 9 months ago
- eyeriss-chisel3☆40Updated 3 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆98Updated 2 months ago
- ☆72Updated 2 years ago
- For contributions of Chisel IP to the chisel community.☆70Updated last year
- ☆82Updated last year