schoeberl / chisel-emptyLinks
An almost empty chisel project as a starting point for hardware design
☆33Updated 8 months ago
Alternatives and similar repositories for chisel-empty
Users that are interested in chisel-empty are comparing it to the libraries listed below
Sorting:
- Advanced Architecture Labs with CVA6☆68Updated last year
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆42Updated last year
- ☆54Updated 6 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆57Updated 3 years ago
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- Pure digital components of a UCIe controller☆71Updated 3 weeks ago
- ☆29Updated 2 months ago
- ☆67Updated 8 months ago
- eyeriss-chisel3☆41Updated 3 years ago
- ☆49Updated 5 months ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆59Updated last year
- Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.☆55Updated last year
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated last week
- Chisel Learning Journey☆110Updated 2 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆90Updated last month
- ☆23Updated 4 years ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆52Updated 3 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆40Updated last week
- ☆22Updated 2 years ago
- ☆34Updated 4 months ago
- Public release☆56Updated 6 years ago
- 关于移植模型至gemmini的文档☆30Updated 3 years ago
- Examples for creating AXI-interfaced peripherals in Chisel☆76Updated 9 years ago
- Vector processor for RISC-V vector ISA☆128Updated 4 years ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆23Updated last week
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆111Updated 2 years ago
- HLS for Networks-on-Chip☆36Updated 4 years ago
- A RISC-V Symmetric Multiprocessor(SMP) based on TileLink and can run Linux OS☆30Updated 2 weeks ago
- Open source high performance IEEE-754 floating unit☆84Updated last year