schoeberl / chisel-empty

Related projects ⓘ

Alternatives and complementary repositories for chisel-empty

• sifferman / labs-with-cva6
  Advanced Architecture Labs with CVA6
  ☆49Updated 10 months ago
• ccelio / chisel-style-guide
  A Style Guide for the Chisel Hardware Construction Language
  ☆106Updated 3 years ago
• stillwater-sc / RISC-V-TensorCore
  Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra
  ☆47Updated 2 years ago
• jieltan / OpenCompArchCourse
  ☆20Updated 3 years ago
• microdynamics-cpu / tree-core-cpu
  A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …
  ☆36Updated last year
• pulp-platform / fpu
  ☆37Updated 5 years ago
• sequencer / arithmetic
  ☆31Updated last month
• ljgibbslf / basic_cache_core
  ☆25Updated 4 years ago
• CherrySprings / CherrySprings
  ☆16Updated last year
• OSCPU / yosys-sta
  ☆43Updated 4 months ago
• OSCPU / chisel-playground
  ☆56Updated 4 months ago
• lingscale / cc01
  ☆31Updated last year
• Chainsaw-Team / Chainsaw
  a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…
  ☆56Updated 10 months ago
• OSCPU-Zhoushan / Zhoushan
  Open Source Chip Project by University (OSCPU) - Zhoushan Core
  ☆46Updated 2 years ago
• rgb000000 / eyeriss-chisel3
  eyeriss-chisel3
  ☆39Updated 2 years ago
• whutddk / RiftCore
  RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System
  ☆35Updated 2 years ago
• OpenXiangShan / XS-Verilog-Library
  ☆36Updated 2 years ago
• nju-mips / noop-lo
  A simple OoO processor developed by njuallen and wierton, it won 2nd prize in LoongsonCup18.
  ☆26Updated 4 years ago
• maltanar / axi-in-chisel
  Examples for creating AXI-interfaced peripherals in Chisel
  ☆71Updated 9 years ago
• seldridge / rocket-rocc-examples
  Tests for example Rocket Custom Coprocessors
  ☆69Updated 4 years ago
• tom01h / zero-riscy
  zero-riscy CPU Core
  ☆14Updated 6 years ago
• RV-BOSC / OpenNoC
  ☆62Updated 3 months ago
• XS-MLVP / picker
  Pick your favorite language to verify your chip.
  ☆31Updated this week
• meton-robean / Vector_MulAdd_Accelerator
  vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器
  ☆49Updated 4 years ago
• ucb-ucie / uciedigital
  Pure digital components of a UCIe controller
  ☆48Updated 2 weeks ago
• tastynoob / aura-core
  "aura" my super-scalar O3 cpu core
  ☆24Updated 5 months ago
• thuCGRA / SpinalHDL_Chinese_Doc
  Translated SpinalHDL-Doc(v1.7.2) into Chinese
  ☆47Updated last year
• chipsalliance / diplomacy
  ☆16Updated 4 months ago
• Intensivate / learning-journey
  Chisel Learning Journey
  ☆107Updated last year