An almost empty chisel project as a starting point for hardware design
☆35Jan 27, 2025Updated last year
Alternatives and similar repositories for chisel-empty
Users that are interested in chisel-empty are comparing it to the libraries listed below
Sorting:
- Lipsi: Probably the Smallest Processor in the World☆88Apr 15, 2024Updated last year
- IOPMP IP☆22Jul 11, 2025Updated 7 months ago
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆227Feb 19, 2026Updated last week
- An implementation of RISC-V☆49Dec 11, 2025Updated 2 months ago
- Chisel examples and code snippets☆268Aug 1, 2022Updated 3 years ago
- Support Repository of "How to make RISC-V Microcomputer using FPGA for programmer"☆18Jul 30, 2019Updated 6 years ago
- Hardware design with Chisel☆35Feb 9, 2023Updated 3 years ago
- Simple RISC-V 3-stage Pipeline in Chisel☆604Aug 9, 2024Updated last year
- Provides various testers for chisel users☆101Jan 12, 2023Updated 3 years ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Aug 22, 2021Updated 4 years ago
- Verilog RTL Implementation of DNN☆10Jun 26, 2018Updated 7 years ago
- ☆37Feb 20, 2026Updated last week
- ☆11Jun 28, 2020Updated 5 years ago
- ☆10Dec 15, 2023Updated 2 years ago
- Research about dataflow architecture☆12Nov 30, 2023Updated 2 years ago
- ☆38Oct 21, 2025Updated 4 months ago
- SystemC simulator of a highly customizable Nostrum network-on-chip (NoC).☆14Apr 20, 2014Updated 11 years ago
- Designed a pipelined calculation engine to read input/weights of neuron and compute/store results in SystemVerilog. Implemented fabric to…☆12Feb 12, 2019Updated 7 years ago
- SDK Firmware infrastructure, contain RTOS Abstraction Layer, demos, SweRV Processor Support Package, and more ...☆30Dec 9, 2021Updated 4 years ago
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆233Aug 19, 2024Updated last year
- High Throughput Image Filters on FPGAs☆14Oct 17, 2017Updated 8 years ago
- ☆12Jan 19, 2022Updated 4 years ago
- A tiny FP8 multiplication unit written in Verilog. TinyTapeout 2 submission.☆14Nov 23, 2022Updated 3 years ago
- A configurable general purpose graphics processing unit for☆12May 18, 2019Updated 6 years ago
- A Verilog RTL model of a simple 8-bit RISC processor☆17Jan 15, 2019Updated 7 years ago
- Convert json descriptions of quant algorithms to verilog HDL.☆13Jul 3, 2020Updated 5 years ago
- Digital Design with Chisel☆898Updated this week
- For contributions of Chisel IP to the chisel community.☆71Nov 7, 2024Updated last year
- A dynamic verification library for Chisel.☆160Nov 9, 2024Updated last year
- Artifacts for the "BBQ: A Fast and Scalable Integer Priority Queue for Hardware Packet Scheduling" paper that appears in NSDI '24.☆21Apr 23, 2024Updated last year
- A Tiny Processor Core☆114Jul 14, 2025Updated 7 months ago
- Learning how to make RISC-V 32bit CPU with Chisel☆70Sep 17, 2021Updated 4 years ago
- Xilinx JTAG Toolchain on Digilent Arty board☆17Mar 15, 2018Updated 7 years ago
- AXI4-Compatible Verilog Cores, along with some helper modules.☆17Mar 14, 2020Updated 5 years ago
- Verilog implementation of a simple riscv cpu☆18Oct 28, 2021Updated 4 years ago
- A Style Guide for the Chisel Hardware Construction Language☆109Jul 16, 2021Updated 4 years ago
- This is my graduation project, a simple processor soft core, which implements RV32I ISA.☆16May 23, 2019Updated 6 years ago
- ☆25Jan 7, 2026Updated last month
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆46Nov 8, 2023Updated 2 years ago