schoeberl / chisel-empty
An almost empty chisel project as a starting point for hardware design
☆30Updated 2 months ago
Alternatives and similar repositories for chisel-empty:
Users that are interested in chisel-empty are comparing it to the libraries listed below
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆51Updated 3 years ago
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆38Updated last year
- Advanced Architecture Labs with CVA6☆55Updated last year
- ☆42Updated 6 years ago
- eyeriss-chisel3☆40Updated 2 years ago
- Examples for creating AXI-interfaced peripherals in Chisel☆74Updated 9 years ago
- ☆63Updated last month
- 关于移植模型至gemmini的文档☆23Updated 2 years ago
- A Style Guide for the Chisel Hardware Construction Language☆107Updated 3 years ago
- 自建 chisel 工程模板☆12Updated last year
- ☆19Updated 2 weeks ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆60Updated last year
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆24Updated this week
- Pure digital components of a UCIe controller☆57Updated last week
- Pick your favorite language to verify your chip.☆41Updated 2 weeks ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆68Updated this week
- ☆22Updated last year
- ☆26Updated 4 years ago
- ☆17Updated last year
- Tests for example Rocket Custom Coprocessors☆73Updated 5 years ago
- ☆32Updated last week
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆16Updated 2 weeks ago
- ☆60Updated 2 years ago
- Modular Multi-ported SRAM-based Memory☆29Updated 4 months ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆49Updated 2 years ago
- Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.☆52Updated 7 months ago
- A 2-Way Super-Scalar OoO RISC-V Core Based on Intel P6 Microarchitecture.☆14Updated 2 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆35Updated 5 months ago
- ☆40Updated 2 months ago
- ☆31Updated 5 years ago