schoeberl / chisel-empty
An almost empty chisel project as a starting point for hardware design
☆30Updated 3 weeks ago
Alternatives and similar repositories for chisel-empty:
Users that are interested in chisel-empty are comparing it to the libraries listed below
- Advanced Architecture Labs with CVA6☆54Updated last year
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆50Updated 3 years ago
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆37Updated last year
- ☆41Updated 6 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆23Updated this week
- ☆59Updated 2 weeks ago
- eyeriss-chisel3☆40Updated 2 years ago
- A Style Guide for the Chisel Hardware Construction Language☆107Updated 3 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆58Updated last year
- An Open-Hardware CGRA for accelerated computation on the edge.☆16Updated 5 months ago
- 自建 chisel 工程模板☆12Updated last year
- Pick your favorite language to verify your chip.☆37Updated this week
- 关于移植模型至gemmini的文档☆21Updated 2 years ago
- SystemC training aimed at TLM.☆27Updated 4 years ago
- ☆32Updated this week
- ☆25Updated 4 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆50Updated this week
- ☆29Updated 5 years ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆51Updated 4 years ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆37Updated 2 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆64Updated 2 weeks ago
- Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.☆50Updated 6 months ago
- Pure digital components of a UCIe controller☆55Updated this week
- Examples for creating AXI-interfaced peripherals in Chisel☆74Updated 9 years ago
- ☆31Updated last year
- ☆21Updated last year
- Ratatoskr NoC Simulator☆24Updated 3 years ago
- ☆53Updated last month
- For contributions of Chisel IP to the chisel community.☆59Updated 3 months ago
- ☆79Updated last week