An almost empty chisel project as a starting point for hardware design
☆36Jan 27, 2025Updated last year
Alternatives and similar repositories for chisel-empty
Users that are interested in chisel-empty are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆233Apr 16, 2026Updated last month
- IOPMP IP☆25Jul 11, 2025Updated 10 months ago
- An implementation of RISC-V☆50May 6, 2026Updated 2 weeks ago
- Simple RISC-V 3-stage Pipeline in Chisel☆609Aug 9, 2024Updated last year
- Chisel examples and code snippets☆279Aug 1, 2022Updated 3 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Hardware design with Chisel☆36Feb 9, 2023Updated 3 years ago
- ☆12Jan 19, 2022Updated 4 years ago
- Research about dataflow architecture☆12Nov 30, 2023Updated 2 years ago
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆235Aug 19, 2024Updated last year
- Digital Design with Chisel☆915Apr 30, 2026Updated 3 weeks ago
- ☆39May 7, 2026Updated 2 weeks ago
- Provides various testers for chisel users☆101Jan 12, 2023Updated 3 years ago
- A configurable general purpose graphics processing unit for☆12May 18, 2019Updated 7 years ago
- ☆41Oct 21, 2025Updated 6 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Support Repository of "How to make RISC-V Microcomputer using FPGA for programmer"☆18Jul 30, 2019Updated 6 years ago
- Provides dot visualizations of chisel/firrtl circuits☆123Apr 14, 2023Updated 3 years ago
- Lab Material for CAE☆44Jan 6, 2026Updated 4 months ago
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, A…☆47Nov 8, 2023Updated 2 years ago
- A tiny FP8 multiplication unit written in Verilog. TinyTapeout 2 submission.☆14Nov 23, 2022Updated 3 years ago
- For contributions of Chisel IP to the chisel community.☆73Nov 7, 2024Updated last year
- A dynamic verification library for Chisel.☆162Nov 9, 2024Updated last year
- SDK Firmware infrastructure, contain RTOS Abstraction Layer, demos, SweRV Processor Support Package, and more ...☆31Dec 9, 2021Updated 4 years ago
- ☆10Dec 15, 2023Updated 2 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- A Style Guide for the Chisel Hardware Construction Language☆109Jul 16, 2021Updated 4 years ago
- A Tiny Processor Core☆114Jul 14, 2025Updated 10 months ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Aug 22, 2021Updated 4 years ago
- ☆11Jun 28, 2020Updated 5 years ago
- The home of the Chisel3 website☆21May 24, 2024Updated last year
- This is my graduation project, a simple processor soft core, which implements RV32I ISA.☆16May 23, 2019Updated 6 years ago
- A template project for beginning new Chisel work☆698Feb 24, 2026Updated 2 months ago
- Designed a pipelined calculation engine to read input/weights of neuron and compute/store results in SystemVerilog. Implemented fabric to…☆12Feb 12, 2019Updated 7 years ago
- ☆24Oct 24, 2022Updated 3 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Verilog implementation of a simple riscv cpu☆19Oct 28, 2021Updated 4 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆169May 10, 2025Updated last year
- SystemC simulator of a highly customizable Nostrum network-on-chip (NoC).☆14Apr 20, 2014Updated 12 years ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆29Updated this week
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆94Nov 26, 2025Updated 5 months ago
- Lemberg is a time-predictable VLIW processor optimized for performance.☆21May 8, 2013Updated 13 years ago
- Convert json descriptions of quant algorithms to verilog HDL.☆15Jul 3, 2020Updated 5 years ago