schoeberl / chisel-emptyLinks
An almost empty chisel project as a starting point for hardware design
☆33Updated 10 months ago
Alternatives and similar repositories for chisel-empty
Users that are interested in chisel-empty are comparing it to the libraries listed below
Sorting:
- ☆57Updated 6 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆61Updated 4 years ago
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆44Updated 2 years ago
- Advanced Architecture Labs with CVA6☆71Updated last year
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- An open-source UCIe controller implementation☆79Updated this week
- Examples for creating AXI-interfaced peripherals in Chisel☆76Updated 10 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆94Updated 2 weeks ago
- ☆32Updated 4 months ago
- ☆24Updated 4 years ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆71Updated 3 weeks ago
- eyeriss-chisel3☆40Updated 3 years ago
- For contributions of Chisel IP to the chisel community.☆69Updated last year
- HLS for Networks-on-Chip☆38Updated 4 years ago
- Public release☆58Updated 6 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆67Updated last year
- Modular Multi-ported SRAM-based Memory☆31Updated last year
- ☆60Updated 7 months ago
- A repository for SystemC Learning examples☆72Updated 3 years ago
- ☆69Updated 4 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆60Updated this week
- A verilog implementation for Network-on-Chip☆78Updated 7 years ago
- DUTH RISC-V Superscalar Microprocessor☆32Updated last year
- Chisel Learning Journey☆111Updated 2 years ago
- Chisel components for FPGA projects☆127Updated 2 years ago
- ☆82Updated last year
- Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.☆55Updated last year
- ☆68Updated 10 months ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆53Updated 5 years ago