schoeberl / chisel-emptyLinks
An almost empty chisel project as a starting point for hardware design
☆33Updated 10 months ago
Alternatives and similar repositories for chisel-empty
Users that are interested in chisel-empty are comparing it to the libraries listed below
Sorting:
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆44Updated 2 years ago
- ☆57Updated 6 years ago
- Advanced Architecture Labs with CVA6☆71Updated last year
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆59Updated 3 years ago
- ☆68Updated 9 months ago
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- ☆32Updated 4 months ago
- Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.☆55Updated last year
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆29Updated this week
- ☆23Updated 4 years ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆53Updated 3 years ago
- 关于移植模型至gemmini的文档☆32Updated 3 years ago
- ☆22Updated 2 years ago
- eyeriss-chisel3☆40Updated 3 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆67Updated last year
- ☆57Updated 7 months ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆66Updated 3 weeks ago
- Pick your favorite language to verify your chip.☆73Updated 2 weeks ago
- gem5 FS模式实验手册☆44Updated 2 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆30Updated 2 weeks ago
- HLS for Networks-on-Chip☆37Updated 4 years ago
- Examples for creating AXI-interfaced peripherals in Chisel☆76Updated 10 years ago
- An open-source UCIe controller implementation☆76Updated last week
- A Heterogeneous GPU Platform for Chipyard SoC☆39Updated this week
- Chisel Learning Journey☆111Updated 2 years ago
- Public release☆58Updated 6 years ago
- The official NaplesPU hardware code repository☆19Updated 6 years ago
- A repository for SystemC Learning examples☆72Updated 3 years ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆63Updated 2 weeks ago