schoeberl / chisel-emptyLinks
An almost empty chisel project as a starting point for hardware design
☆32Updated 7 months ago
Alternatives and similar repositories for chisel-empty
Users that are interested in chisel-empty are comparing it to the libraries listed below
Sorting:
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆41Updated last year
- ☆53Updated 6 years ago
- Advanced Architecture Labs with CVA6☆68Updated last year
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.☆56Updated last year
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆57Updated 3 years ago
- ☆67Updated 7 months ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- ☆48Updated 4 months ago
- Pure digital components of a UCIe controller☆69Updated last week
- The official NaplesPU hardware code repository☆18Updated 6 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆58Updated 11 months ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆40Updated last month
- Chisel Learning Journey☆110Updated 2 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆28Updated last week
- Modular Multi-ported SRAM-based Memory☆31Updated 10 months ago
- A repository for SystemC Learning examples☆70Updated 2 years ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆23Updated last week
- Examples for creating AXI-interfaced peripherals in Chisel☆76Updated 9 years ago
- ☆22Updated 2 years ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆62Updated 3 weeks ago
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆20Updated 4 months ago
- For contributions of Chisel IP to the chisel community.☆65Updated 10 months ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆52Updated 3 years ago
- eyeriss-chisel3☆41Updated 3 years ago
- ☆31Updated 6 months ago
- ☆31Updated 3 years ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆54Updated 5 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated last month
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆46Updated 3 years ago