schoeberl / chisel-empty
An almost empty chisel project as a starting point for hardware design
☆30Updated last month
Alternatives and similar repositories for chisel-empty:
Users that are interested in chisel-empty are comparing it to the libraries listed below
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆50Updated 3 years ago
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆37Updated last year
- Advanced Architecture Labs with CVA6☆54Updated last year
- ☆41Updated 6 years ago
- eyeriss-chisel3☆40Updated 2 years ago
- ☆17Updated last year
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆59Updated last year
- ☆22Updated last year
- Pick your favorite language to verify your chip.☆39Updated this week
- ☆32Updated 3 weeks ago
- ☆57Updated 2 months ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆24Updated last week
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆52Updated last week
- 关于移植模型至gemmini的文档☆22Updated 2 years ago
- ☆21Updated 3 years ago
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆15Updated this week
- Pure digital components of a UCIe controller☆55Updated last week
- ☆63Updated last month
- "aura" my super-scalar O3 cpu core☆24Updated 9 months ago
- Tests for example Rocket Custom Coprocessors☆70Updated 5 years ago
- ☆25Updated 4 years ago
- A Style Guide for the Chisel Hardware Construction Language☆107Updated 3 years ago
- ☆27Updated 2 years ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆51Updated 4 years ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆56Updated 2 weeks ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆30Updated last week
- Examples for creating AXI-interfaced peripherals in Chisel☆74Updated 9 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆66Updated this week
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆49Updated 2 years ago