chadyuu / riscv-chisel-book
☆225Updated 2 years ago
Alternatives and similar repositories for riscv-chisel-book:
Users that are interested in riscv-chisel-book are comparing it to the libraries listed below
- A template project for beginning new Chisel work☆623Updated last month
- Learning how to make RISC-V 32bit CPU with Chisel☆65Updated 3 years ago
- The Simple 5-staged pipeline RISC-V written in chisel3 for intel FPGA.☆44Updated 3 years ago
- RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.☆343Updated 7 years ago
- Simple RISC-V 3-stage Pipeline in Chisel☆563Updated 7 months ago
- NNgen: A Fully-Customizable Hardware Synthesis Compiler for Deep Neural Network☆349Updated last year
- Digital Design with Chisel☆818Updated this week
- Chisel examples and code snippets☆246Updated 2 years ago
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆191Updated last week
- Binary Neural Network Framework for FPGA(Differentiable LUT)☆154Updated 4 months ago
- Ariane is a 6-stage RISC-V CPU☆132Updated 5 years ago
- ☆156Updated 6 months ago
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆231Updated 7 months ago
- RISC-V (rv32imf) CPU implemented in System Verilog for cpuex2019 @ UTokyo☆13Updated 5 years ago
- Modern co-simulation framework for RISC-V CPUs☆139Updated this week
- Write RISC-V CPU in Veryl☆24Updated 2 months ago
- This is my first trial project for designing RISC-V in Chisel☆17Updated 10 months ago
- Wrapper for Rocket-Chip on FPGAs☆129Updated 2 years ago
- ☆169Updated last year
- Open source RISC-V IP core for FPGA/ASIC design☆30Updated 8 months ago
- ☆39Updated 6 months ago
- Polyphony is Python based High-Level Synthesis compiler.☆103Updated last month
- Konata is an instruction pipeline visualizer for Onikiri2-Kanata/Gem5-O3PipeView formats. You can download the pre-built binaries from ht…☆432Updated 11 months ago
- Karuta HLS Compiler: High level synthesis from prototype based object oriented script language to RTL (Verilog) aiming to be useful for F…☆103Updated 3 years ago
- (System)Verilog to Chisel translator☆112Updated 2 years ago
- A matrix extension proposal for AI applications under RISC-V architecture☆132Updated last month
- Verilog generation tool written in Rust☆58Updated last year
- A teaching-focused RISC-V CPU design used at UC Davis☆146Updated 2 years ago
- Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model☆156Updated this week
- Instruction Set Generator initially contributed by Futurewei☆274Updated last year