☆236Mar 20, 2023Updated 2 years ago
Alternatives and similar repositories for riscv-chisel-book
Users that are interested in riscv-chisel-book are comparing it to the libraries listed below
Sorting:
- Learning how to make RISC-V 32bit CPU with Chisel☆70Sep 17, 2021Updated 4 years ago
- A template project for beginning new Chisel work☆692Feb 24, 2026Updated last week
- Digital Design with Chisel☆899Feb 26, 2026Updated last week
- Simple RISC-V 3-stage Pipeline in Chisel☆604Aug 9, 2024Updated last year
- セキュリティキャンプ 2022 Y4 RISC-V CPU自作ゼミ 講義資料☆29Aug 13, 2024Updated last year
- Digital Design with Chisel☆10Dec 2, 2021Updated 4 years ago
- Chisel examples and code snippets☆268Aug 1, 2022Updated 3 years ago
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,113Sep 10, 2024Updated last year
- ☆11Apr 29, 2022Updated 3 years ago
- ☆143Jul 25, 2024Updated last year
- Chisel: A Modern Hardware Design Language☆4,598Updated this week
- This is my first trial project for designing RISC-V in Chisel☆17Apr 29, 2024Updated last year
- An almost empty chisel project as a starting point for hardware design☆35Jan 27, 2025Updated last year
- A RISC-V Core (RV32I) written in Chisel HDL☆107Feb 3, 2026Updated last month
- 中林智之、井田健太が執筆した『基礎から学ぶ 組込みRust』 (C&R研究所) のサポートサイトです。☆113May 25, 2021Updated 4 years ago
- ☆16Mar 5, 2020Updated 6 years ago
- educational microarchitectures for risc-v isa☆741Sep 1, 2025Updated 6 months ago
- chisel tutorial exercises and answers☆748Jan 6, 2022Updated 4 years ago
- ☆12May 8, 2025Updated 9 months ago
- Supplemental materials for the book entitled "Practical ML Programming with SML#"☆10Jun 27, 2025Updated 8 months ago
- 「Chiselを始めたい人に読んで欲しい本」のサンプルコード用リポジトリ☆10Aug 26, 2021Updated 4 years ago
- Examples for creating AXI-interfaced peripherals in Chisel☆75Nov 15, 2015Updated 10 years ago
- Polyphony is Python based High-Level Synthesis compiler.☆109Jan 29, 2025Updated last year
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,149Updated this week
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆233Aug 19, 2024Updated last year
- ☆227Feb 19, 2026Updated 2 weeks ago
- 10G Ethernet MAC implementation☆23Jul 13, 2020Updated 5 years ago
- RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.☆372Jul 12, 2017Updated 8 years ago
- ☆1,128Jan 22, 2026Updated last month
- 体系结构研讨 + ysyx高阶大纲 (WIP☆199Oct 14, 2024Updated last year
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆875Updated this week
- セキュリティ・キャンプ 2022-2024 RISC-V CPU自作ゼミ 資料置き場☆39Apr 11, 2025Updated 10 months ago
- Provides various testers for chisel users☆101Jan 12, 2023Updated 3 years ago
- translation of XV6☆49Sep 11, 2018Updated 7 years ago
- A teaching-focused RISC-V CPU design used at UC Davis☆155Feb 5, 2023Updated 3 years ago
- Port of MIT's xv6 OS to 32 bit RISC V☆44Jun 13, 2022Updated 3 years ago
- A Tiny Processor Core☆114Jul 14, 2025Updated 7 months ago
- 『自作OSで学ぶマイクロカーネルの設計と実装』サポートサイト☆263May 6, 2025Updated 9 months ago
- Reinventing the wheel.☆15Oct 22, 2021Updated 4 years ago