☆241Mar 20, 2023Updated 3 years ago
Alternatives and similar repositories for riscv-chisel-book
Users that are interested in riscv-chisel-book are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Learning how to make RISC-V 32bit CPU with Chisel☆71Sep 17, 2021Updated 5 years ago
- A template project for beginning new Chisel work☆709Feb 24, 2026Updated 8 months ago
- Digital Design with Chisel☆943Updated this week
- Simple RISC-V 3-stage Pipeline in Chisel☆621Aug 9, 2024Updated 2 years ago
- Digital Design with Chisel☆10Dec 2, 2021Updated 4 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- セキュリティキャンプ 2022 Y4 RISC-V CPU自作ゼミ 講義資料☆29Aug 13, 2024Updated 2 years ago
- Chisel examples and code snippets☆289Aug 1, 2022Updated 4 years ago
- ☆12Apr 29, 2022Updated 4 years ago
- 「Chiselを始めたい人に読んで欲しい本」のサンプルコード用リポジトリ☆10Aug 26, 2021Updated 5 years ago
- ☆142Jul 25, 2024Updated 2 years ago
- ☆246Jul 28, 2026Updated 3 months ago
- Chisel: A Modern Hardware Design Language☆4,829Updated this week
- A teaching-focused RISC-V CPU design used at UC Davis☆158Feb 5, 2023Updated 3 years ago
- educational microarchitectures for risc-v isa☆759Sep 1, 2025Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,172Sep 21, 2026Updated last month
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆234Aug 19, 2024Updated 2 years ago
- ☆16Mar 5, 2020Updated 6 years ago
- A RISC-V Core (RV32I) written in Chisel HDL☆110Updated this week
- Supplemental materials for the book entitled "Practical ML Programming with SML#"☆10Jun 27, 2025Updated last year
- A Tiny Processor Core☆117Jul 14, 2025Updated last year
- An almost empty chisel project as a starting point for hardware design☆39Jan 27, 2025Updated last year
- ☆13May 8, 2025Updated last year
- This is my first trial project for designing RISC-V in Chisel☆17Apr 29, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- chisel tutorial exercises and answers☆759Jan 6, 2022Updated 4 years ago
- 中林智之、井田健太が執筆した『基礎から学ぶ 組込みRust』 (C&R研究所) のサポートサイトです。☆112May 25, 2021Updated 5 years ago
- For contributions of Chisel IP to the chisel community.☆73Sep 17, 2026Updated last month
- RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.☆387Jul 12, 2017Updated 9 years ago
- ☆1,259Oct 19, 2026Updated 2 weeks ago
- Examples for creating AXI-interfaced peripherals in Chisel☆76Nov 15, 2015Updated 10 years ago
- Rocket Chip Generator☆3,898Sep 13, 2026Updated last month
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,451Updated this week
- RISC-V (rv32imf) CPU implemented in System Verilog for cpuex2019 @ UTokyo☆14Mar 7, 2020Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆19Jan 7, 2026Updated 10 months ago
- ☆14Sep 8, 2019Updated 7 years ago
- Educational Operating System☆761Aug 22, 2023Updated 3 years ago
- セキュリティ・キャンプ 2022-2024 RISC-V CPU自作ゼミ 資料置き場☆40Apr 11, 2025Updated last year
- Verilog generation tool written in Rust☆62Jun 29, 2023Updated 3 years ago
- Repository of HW design and SW for Ultra96 board + MIPI board☆17Feb 22, 2019Updated 7 years ago
- 慶應義塾大学『スマートデバイスプログラミング』教材 GameCanvas for Unity☆51Sep 20, 2026Updated last month