Alternatives and similar repositories for riscv-chisel-book

Users that are interested in riscv-chisel-book are comparing it to the libraries listed below

• chipsalliance / chisel-template
  A template project for beginning new Chisel work
  ☆652Updated last month
• rhysd / riscv32-cpu-chisel
  Learning how to make RISC-V 32bit CPU with Chisel
  ☆68Updated 3 years ago
• panda5mt / KyogenRV
  The Simple 5-staged pipeline RISC-V written in chisel3 for intel FPGA.
  ☆45Updated 4 years ago
• ridecore / ridecore
  RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.
  ☆361Updated 8 years ago
• ryuz / BinaryBrain
  Binary Neural Network Framework for FPGA(Differentiable LUT)
  ☆162Updated last month
• schoeberl / chisel-examples
  Chisel examples and code snippets
  ☆255Updated 2 years ago
• NNgen / nngen
  NNgen: A Fully-Customizable Hardware Synthesis Compiler for Deep Neural Network
  ☆353Updated last year
• ucb-bar / riscv-mini
  Simple RISC-V 3-stage Pipeline in Chisel
  ☆584Updated 11 months ago
• arm-university / Introduction-to-Computer-Architecture-Education-Kit
  Gain an understanding of the fundamental topics and concepts of computer architecture including the application of these with modern Arm …
  ☆277Updated last month
• cpuex2019-yokyo / core
  RISC-V (rv32imf) CPU implemented in System Verilog for cpuex2019 @ UTokyo
  ☆13Updated 5 years ago
• schoeberl / chisel-book
  Digital Design with Chisel
  ☆845Updated 2 weeks ago
• nlsynth / karuta
  Karuta HLS Compiler: High level synthesis from prototype based object oriented script language to RTL (Verilog) aiming to be useful for F…
  ☆106Updated 3 years ago
• nananapo / veryl-riscv-book
  Let's write RISC-V CPU in Veryl!
  ☆50Updated last month
• jlpteaching / dinocpu
  A teaching-focused RISC-V CPU design used at UC Davis
  ☆148Updated 2 years ago
• schoeberl / chisel-lab
  Lab exercises for Chisel in the digital electronics 2 course at DTU
  ☆204Updated last month
• polyphony-dev / polyphony
  Polyphony is Python based High-Level Synthesis compiler.
  ☆105Updated 5 months ago
• onikiri / onikiri2
  ☆39Updated 10 months ago
• diningyo / dirv
  This is my first trial project for designing RISC-V in Chisel
  ☆17Updated last year
• shioyadan / Konata
  Konata is an instruction pipeline visualizer for Onikiri2-Kanata/Gem5-O3PipeView formats. You can download the pre-built binaries from ht…
  ☆465Updated last year
• ucb-bar / chiseltest
  The batteries-included testing and formal verification library for Chisel-based RTL designs.
  ☆232Updated 10 months ago
• OpenXiangShan / difftest
  Modern co-simulation framework for RISC-V CPUs
  ☆147Updated this week
• riscv-non-isa / riscv-iommu
  RISC-V IOMMU Specification
  ☆123Updated last week
• kadomoto / poyo-v
  Open source RISC-V IP core for FPGA/ASIC design
  ☆31Updated last year
• lowRISC / ariane
  Ariane is a 6-stage RISC-V CPU
  ☆140Updated 5 years ago
• shioyadan / advanced-computer-organization
  ☆161Updated 10 months ago
• vaj / riscv-os
  A tiny educational OS for RISC-V
  ☆25Updated 9 months ago
• PyHDI / veriloggen
  Veriloggen: A Mixed-Paradigm Hardware Construction Framework
  ☆320Updated 11 months ago
• riscv / riscv-plic-spec
  PLIC Specification
  ☆142Updated 2 years ago
• SpinalHDL / NaxRiscv
  ☆292Updated last week
• riscv / riscv-fast-interrupt
  Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)
  ☆269Updated last week