Lectures for the Agile Hardware Design course in Jupyter Notebooks
☆120Nov 10, 2025Updated 3 months ago
Alternatives and similar repositories for lectures
Users that are interested in lectures are comparing it to the libraries listed below
Sorting:
- Lab assignments for the Agile Hardware Design course☆18Nov 14, 2025Updated 3 months ago
- Chisel Cheatsheet☆35Apr 13, 2023Updated 2 years ago
- SimCommand is a library for writing high-performance RTL testbenches with simulation threads in Scala using chiseltest.☆14Aug 30, 2023Updated 2 years ago
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- Contains all labs for EECS 251B for spring 2022☆12Mar 31, 2022Updated 3 years ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆313Updated this week
- Digital Design with Chisel☆899Feb 26, 2026Updated last week
- ☆26Sep 3, 2020Updated 5 years ago
- A teaching-focused RISC-V CPU design used at UC Davis☆155Feb 5, 2023Updated 3 years ago
- Refreshing automation for inductive equational proofs using e-graphs☆24Jul 7, 2024Updated last year
- high-performance RTL simulator☆186Jun 19, 2024Updated last year
- A dynamic verification library for Chisel.☆160Nov 9, 2024Updated last year
- Chisel components for FPGA projects☆128Sep 19, 2023Updated 2 years ago
- For contributions of Chisel IP to the chisel community.☆71Nov 7, 2024Updated last year
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆233Aug 19, 2024Updated last year
- ☆10Oct 15, 2021Updated 4 years ago
- ☆10Dec 28, 2020Updated 5 years ago
- RISC-V instruction encoding/decoding☆13Mar 22, 2023Updated 2 years ago
- A submodule of Chipyard https://github.com/ucb-bar/chipyard☆20Oct 22, 2025Updated 4 months ago
- A Style Guide for the Chisel Hardware Construction Language☆109Jul 16, 2021Updated 4 years ago
- A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…☆58Oct 27, 2024Updated last year
- Code repository for Coppelia tool☆23Nov 12, 2020Updated 5 years ago
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆129Feb 24, 2026Updated last week
- Hardware generator debugger☆77Feb 12, 2024Updated 2 years ago
- RISCV SoftCPU Contest 2018☆14Nov 17, 2018Updated 7 years ago
- (System)Verilog to Chisel translator☆116May 20, 2022Updated 3 years ago
- Naive Educational RISC V processor☆94Oct 12, 2025Updated 4 months ago
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆228Feb 19, 2026Updated 2 weeks ago
- A Scala library for Context-Dependent Environments☆51Apr 25, 2024Updated last year
- design and verification of asynchronous circuits☆43Feb 27, 2026Updated last week
- A Modular Open-Source Hardware Fuzzing Framework☆36Dec 14, 2021Updated 4 years ago
- A prototype GUI for chisel-development☆51Jun 9, 2020Updated 5 years ago
- ☆20Jun 12, 2024Updated last year
- ☆28Mar 31, 2025Updated 11 months ago
- Chisel/Firrtl execution engine☆155Aug 21, 2024Updated last year
- A configurable SRAM generator☆58Updated this week
- Simple RISC-V 3-stage Pipeline in Chisel☆604Aug 9, 2024Updated last year
- 关于移植模型至gemmini的文档☆33May 4, 2022Updated 3 years ago
- ☆20Updated this week