agile-hw / lecturesLinks
Lectures for the Agile Hardware Design course in Jupyter Notebooks
☆94Updated 2 weeks ago
Alternatives and similar repositories for lectures
Users that are interested in lectures are comparing it to the libraries listed below
Sorting:
- A dynamic verification library for Chisel.☆151Updated 6 months ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆77Updated this week
- A Style Guide for the Chisel Hardware Construction Language☆107Updated 3 years ago
- high-performance RTL simulator☆159Updated 11 months ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆160Updated this week
- Tests for example Rocket Custom Coprocessors☆74Updated 5 years ago
- (System)Verilog to Chisel translator☆114Updated 3 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆55Updated 3 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆174Updated 3 weeks ago
- A Chisel RTL generator for network-on-chip interconnects☆198Updated 3 weeks ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆105Updated last year
- A Fast, Low-Overhead On-chip Network☆207Updated this week
- Chisel RISC-V Vector 1.0 Implementation☆98Updated 3 weeks ago
- AXI Adapter(s) for RISC-V Atomic Operations☆64Updated 3 weeks ago
- Chisel Learning Journey☆109Updated 2 years ago
- Wrapper for Rocket-Chip on FPGAs☆134Updated 2 years ago
- RiscyOO: RISC-V Out-of-Order Processor☆156Updated 4 years ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆108Updated last week
- Pure digital components of a UCIe controller☆63Updated this week
- A RISC-V Core (RV32I) written in Chisel HDL☆102Updated 2 months ago
- RISC-V Formal Verification Framework☆139Updated this week
- ☆95Updated last year
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆59Updated 3 months ago
- Advanced Architecture Labs with CVA6☆61Updated last year
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆129Updated last week
- ☆81Updated last year
- Verilog Configurable Cache☆178Updated 6 months ago
- Bluespec BSV HLHDL tutorial☆104Updated 9 years ago
- Unit tests generator for RVV 1.0☆85Updated 3 weeks ago
- Examples for creating AXI-interfaced peripherals in Chisel☆76Updated 9 years ago