agile-hw / lecturesLinks
Lectures for the Agile Hardware Design course in Jupyter Notebooks
☆108Updated 5 months ago
Alternatives and similar repositories for lectures
Users that are interested in lectures are comparing it to the libraries listed below
Sorting:
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- high-performance RTL simulator☆180Updated last year
- A dynamic verification library for Chisel.☆156Updated 11 months ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- Chisel Learning Journey☆110Updated 2 years ago
- Chisel RISC-V Vector 1.0 Implementation☆114Updated 2 weeks ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆112Updated 2 years ago
- (System)Verilog to Chisel translator☆117Updated 3 years ago
- A Chisel RTL generator for network-on-chip interconnects☆212Updated 2 months ago
- An energy-efficient RISC-V floating-point compute cluster.☆113Updated this week
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆184Updated last month
- Advanced Architecture Labs with CVA6☆68Updated last year
- A teaching-focused RISC-V CPU design used at UC Davis☆151Updated 2 years ago
- DHLS (Dynamic High-Level Synthesis) compiler based on MLIR☆140Updated last week
- Bluespec BSV HLHDL tutorial☆110Updated 9 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆57Updated 3 years ago
- Vector Acceleration IP core for RISC-V*☆184Updated 5 months ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆74Updated 2 weeks ago
- Provides dot visualizations of chisel/firrtl circuits☆122Updated 2 years ago
- ☆80Updated last year
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆92Updated 2 months ago
- A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…☆50Updated 11 months ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆155Updated last year
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆63Updated 2 years ago
- A Fast, Low-Overhead On-chip Network☆231Updated last week
- Open-source RTL logic simulator with CUDA acceleration☆222Updated 3 weeks ago
- eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V☆217Updated this week
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆122Updated 2 weeks ago
- Unit tests generator for RVV 1.0☆92Updated last month