agile-hw / lecturesLinks
Lectures for the Agile Hardware Design course in Jupyter Notebooks
☆106Updated 4 months ago
Alternatives and similar repositories for lectures
Users that are interested in lectures are comparing it to the libraries listed below
Sorting:
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- A dynamic verification library for Chisel.☆155Updated 10 months ago
- high-performance RTL simulator☆178Updated last year
- (System)Verilog to Chisel translator☆116Updated 3 years ago
- DHLS (Dynamic High-Level Synthesis) compiler based on MLIR☆134Updated last week
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆183Updated last week
- A Chisel RTL generator for network-on-chip interconnects☆211Updated last month
- Advanced Architecture Labs with CVA6☆68Updated last year
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆111Updated 2 years ago
- ☆80Updated last year
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- Verification environment for the OpenHW Group's CORE-V High Performance Data Cache controller.☆17Updated 7 months ago
- Chisel RISC-V Vector 1.0 Implementation☆112Updated last month
- A Fast, Low-Overhead On-chip Network☆228Updated this week
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆57Updated 3 years ago
- Chisel Learning Journey☆110Updated 2 years ago
- Bluespec BSV HLHDL tutorial☆110Updated 9 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆90Updated last month
- Open-source RTL logic simulator with CUDA acceleration☆220Updated 3 weeks ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆74Updated last month
- Vector Acceleration IP core for RISC-V*☆183Updated 4 months ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated 3 weeks ago
- The OpenPiton Platform☆28Updated 2 years ago
- ☆97Updated 2 years ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆138Updated 3 months ago
- A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…☆49Updated 11 months ago
- Examples for creating AXI-interfaced peripherals in Chisel☆76Updated 9 years ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆118Updated this week
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆127Updated 2 years ago
- RiscyOO: RISC-V Out-of-Order Processor☆162Updated 5 years ago