AIA IP compliant with the RISC-V AIA spec
☆46Jan 27, 2025Updated last year
Alternatives and similar repositories for riscv-aia
Users that are interested in riscv-aia are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RISC-V IOMMU Demo (Linux & Bao)☆24Dec 5, 2023Updated 2 years ago
- A bare-metal application to test specific features of the risc-v hypervisor extension☆45Nov 24, 2025Updated 6 months ago
- RISC-V IOMMU in verilog☆22Jun 18, 2022Updated 4 years ago
- Linux kernel source tree☆21Jun 8, 2026Updated last week
- ☆102Jun 11, 2026Updated last week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆119Sep 24, 2025Updated 8 months ago
- ☆12Jun 3, 2026Updated 2 weeks ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆38May 4, 2024Updated 2 years ago
- IOPMP IP☆25Jul 11, 2025Updated 11 months ago
- A guide on how to build and use a set of Bao guest configurations for various platforms☆53Jun 8, 2026Updated 2 weeks ago
- The repo contains the SPMP architectural specification, which includes capabilities like access control of read/write/execute requests by…☆23Jun 12, 2026Updated last week
- RISC-V IOMMU Specification☆164Jun 8, 2026Updated last week
- ☆14Nov 9, 2023Updated 2 years ago
- ☆26Dec 30, 2025Updated 5 months ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Rocket Chip Generator☆13Jul 31, 2021Updated 4 years ago
- Input / Output Physical Memory Protection Unit for RISC-V☆15Jul 20, 2023Updated 2 years ago
- Talk is cheap. Show me the code.☆22Oct 28, 2024Updated last year
- This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…☆70May 25, 2026Updated 3 weeks ago
- ☆24Updated this week
- Message Signaled Interrupts for RISC-V☆28Sep 15, 2024Updated last year
- ☆36May 21, 2026Updated last month
- RISC-V Confidential VM Extension☆17Jan 14, 2026Updated 5 months ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆39Jun 13, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- RISC-V fast interrupt controller☆35Jun 8, 2026Updated last week
- Native Linux KVM tool☆15May 18, 2026Updated last month
- hypocaust-2, a type-1 hypervisor with H extension run on RISC-V machine☆60Nov 30, 2023Updated 2 years ago
- Coffer is a RISC-V trusted execution environment developed in Rust.☆20Mar 3, 2022Updated 4 years ago
- This repo holds the work area and revisions of the non-ISA specification created by the RISC-V AP-TEE TG. This specification defines the …☆69Mar 7, 2026Updated 3 months ago
- CROSSCON-Hypervisor, a Lightweight Hypervisor☆22Updated this week
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆218Updated this week
- MultiZone® Security TEE for Arm® Cortex®-M is the quick and safe way to add security and separation to any Cortex-M based device. MultiZo…☆14Aug 21, 2023Updated 2 years ago
- RISC-V Configuration Validator☆82Apr 16, 2026Updated 2 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- This repository contains the specification source for the RISC-V IOPMP Specification. This document proposes a Physical Memory Protectio…☆40Mar 7, 2026Updated 3 months ago
- Bao, a Lightweight Static Partitioning Hypervisor☆543Updated this week
- ☆15May 25, 2026Updated 3 weeks ago
- RISC-V Directed Test Framework and Compliance Suite, RiESCUE☆66Jun 11, 2026Updated last week
- The official NaplesPU hardware code repository☆31Jul 27, 2019Updated 6 years ago
- SystemC UVM verification environment with Constraint Randomized stimulus, Coverage, Assertions☆21Dec 1, 2024Updated last year
- SystemVerilog Functional Coverage for RISC-V ISA☆36Dec 11, 2025Updated 6 months ago