zero-day-labs / riscv-aiaLinks
AIA IP compliant with the RISC-V AIA spec
☆42Updated 6 months ago
Alternatives and similar repositories for riscv-aia
Users that are interested in riscv-aia are comparing it to the libraries listed below
Sorting:
- Setup scripts and files needed to compile CoreMark on RISC-V☆69Updated last year
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆37Updated last year
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆101Updated this week
- RISC-V IOMMU Demo (Linux & Bao)☆22Updated last year
- RISC-V IOMMU Specification☆125Updated this week
- ☆42Updated 3 years ago
- A bare-metal application to test specific features of the risc-v hypervisor extension☆40Updated last year
- ☆92Updated this week
- ☆89Updated 3 years ago
- CVA6 SDK containing RISC-V tools and Buildroot☆71Updated last month
- Repository containing the guide and code for booting RISC-V full system linux using gem5.☆53Updated 4 years ago
- RISC-V IOMMU in verilog☆17Updated 3 years ago
- This repository contains the specification source for the RISC-V IOPMP Specification. This document proposes a Physical Memory Protectio…☆30Updated last week
- IOPMP IP☆19Updated 3 weeks ago
- Proposal for new Embedded ABI (EABI) for use in embedded RISC-V systems.☆27Updated 4 years ago
- ☆32Updated 7 months ago
- ☆182Updated last year
- Advanced Architecture Labs with CVA6☆65Updated last year
- RISC-V Nexus Trace TG documentation and reference code☆51Updated 7 months ago
- Platform Level Interrupt Controller☆41Updated last year
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆171Updated 2 weeks ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆88Updated last week
- PLIC Specification☆144Updated 2 years ago
- A libgloss replacement for RISC-V that supports HTIF☆38Updated last year
- The SpinalHDL design of the Proteus core, an extensible RISC-V core.☆55Updated 3 weeks ago
- RISC-V Core Local Interrupt Controller (CLINT)☆27Updated last month
- RISC-V architecture concurrency model litmus tests☆82Updated 2 months ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆113Updated this week
- QEMU libsystemctlm-soc co-simulation demos.☆150Updated 2 months ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago