zero-day-labs / riscv-aiaView external linksLinks
AIA IP compliant with the RISC-V AIA spec
☆46Jan 27, 2025Updated last year
Alternatives and similar repositories for riscv-aia
Users that are interested in riscv-aia are comparing it to the libraries listed below
Sorting:
- RISC-V IOMMU Demo (Linux & Bao)☆24Dec 5, 2023Updated 2 years ago
- A bare-metal application to test specific features of the risc-v hypervisor extension☆44Nov 24, 2025Updated 2 months ago
- RISC-V IOMMU in verilog☆23Jun 18, 2022Updated 3 years ago
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆111Sep 24, 2025Updated 4 months ago
- IOPMP IP☆22Jul 11, 2025Updated 7 months ago
- Linux kernel source tree☆21Feb 4, 2026Updated last week
- A guide on how to build and use a set of Bao guest configurations for various platforms☆49Jan 15, 2026Updated last month
- ☆99Updated this week
- ☆12Nov 20, 2025Updated 2 months ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆37May 4, 2024Updated last year
- RISC-V IOMMU Specification☆146Feb 8, 2026Updated last week
- RISC-V Confidential VM Extension☆13Jan 14, 2026Updated last month
- This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…☆65Feb 10, 2026Updated last week
- ☆21Dec 19, 2025Updated last month
- This repo holds the work area and revisions of the non-ISA specification created by the RISC-V AP-TEE TG. This specification defines the …☆65Dec 18, 2025Updated last month
- ☆13Nov 9, 2023Updated 2 years ago
- The repo contains the SPMP architectural specification, which includes capabilities like access control of read/write/execute requests by…☆21Dec 9, 2025Updated 2 months ago
- Input / Output Physical Memory Protection Unit for RISC-V☆15Jul 20, 2023Updated 2 years ago
- ☆24Dec 30, 2025Updated last month
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆33Feb 3, 2026Updated last week
- Rocket Chip Generator☆13Jul 31, 2021Updated 4 years ago
- ☆32Jan 21, 2026Updated 3 weeks ago
- SystemVerilog Functional Coverage for RISC-V ISA☆34Dec 11, 2025Updated 2 months ago
- SystemC UVM verification environment with Constraint Randomized stimulus, Coverage, Assertions☆21Dec 1, 2024Updated last year
- Coffer is a RISC-V trusted execution environment developed in Rust.☆20Mar 3, 2022Updated 3 years ago
- Risc-V hypervisor for TEE development☆127Jan 14, 2026Updated last month
- PLIC Specification☆150Feb 6, 2026Updated last week
- The official NaplesPU hardware code repository☆22Jul 27, 2019Updated 6 years ago
- Talk is cheap. Show me the code.☆22Oct 28, 2024Updated last year
- OpenExSys_NoC a mesh-based network on chip IP.☆20Dec 1, 2023Updated 2 years ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆195Feb 5, 2026Updated last week
- XiangShan Frontend Develop Environment☆68Feb 6, 2026Updated last week
- RISC-V Zve32x, Zve32f, Zvfh Vector Coprocessor☆16Updated this week
- A small DNN library for RISC-V, using RISC-V Vector and Matrix extensions☆11Mar 13, 2025Updated 11 months ago
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆21Apr 25, 2025Updated 9 months ago
- Native Linux KVM tool☆12Feb 4, 2026Updated last week
- Linux kernel source tree☆14Jun 25, 2025Updated 7 months ago
- ☆19Jul 30, 2024Updated last year
- ☆11Jul 28, 2022Updated 3 years ago