AIA IP compliant with the RISC-V AIA spec
☆47Sep 7, 2026Updated last month
Alternatives and similar repositories for riscv-aia
Users that are interested in riscv-aia are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RISC-V IOMMU Demo (Linux & Bao)☆24Dec 5, 2023Updated 2 years ago
- IOPMP IP☆26Jul 11, 2025Updated last year
- A bare-metal application to test specific features of the risc-v hypervisor extension☆47Nov 24, 2025Updated 10 months ago
- RISC-V IOMMU in verilog☆22Jun 18, 2022Updated 4 years ago
- ☆107Jul 20, 2026Updated 3 months ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Linux kernel source tree☆21Oct 3, 2026Updated 3 weeks ago
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆122Sep 24, 2025Updated last year
- The repo contains the SPMP architectural specification, which includes capabilities like access control of read/write/execute requests by…☆26Sep 1, 2026Updated last month
- ☆13Nov 9, 2023Updated 2 years ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆39May 4, 2024Updated 2 years ago
- ☆12Oct 12, 2026Updated last week
- RISC-V AIA in Chisel☆14Oct 12, 2026Updated last week
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆46Oct 12, 2026Updated last week
- ☆30Dec 30, 2025Updated 9 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A guide on how to build and use a set of Bao guest configurations for various platforms☆57Sep 17, 2026Updated last month
- RISC-V IOMMU Specification☆171Oct 14, 2026Updated last week
- Rocket Chip Generator☆13Jul 31, 2021Updated 5 years ago
- Coffer is a RISC-V trusted execution environment developed in Rust.☆21Mar 3, 2022Updated 4 years ago
- Tensor computing core☆15Jul 8, 2026Updated 3 months ago
- Message Signaled Interrupts for RISC-V☆28Sep 15, 2024Updated 2 years ago
- RISC-V Confidential VM Extension☆18Jan 14, 2026Updated 9 months ago
- Talk is cheap. Show me the code.☆22Oct 28, 2024Updated last year
- CROSSCON-Hypervisor, a Lightweight Hypervisor☆23Jul 6, 2026Updated 3 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Input / Output Physical Memory Protection Unit for RISC-V☆17Jul 20, 2023Updated 3 years ago
- Linux kernel source tree☆14Jul 7, 2026Updated 3 months ago
- Bao, a Lightweight Static Partitioning Hypervisor☆584Updated this week
- This repo holds the work area and revisions of the non-ISA specification created by the RISC-V AP-TEE TG. This specification defines the …☆72Jul 16, 2026Updated 3 months ago
- An open-source, JEDEC JESD270-4A-compliant HBM4 memory subsystem (controller + PHY-shim + DFT + RAS + security wrapper) tightly coupled t…☆27Jun 14, 2026Updated 4 months ago
- RISC-V fast interrupt controller☆35Aug 6, 2026Updated 2 months ago
- ☆37Oct 5, 2026Updated 2 weeks ago
- The repo holds the draft non-ISA Server SoC specification being developed by the Server SoC specification TG and to release intermediate …☆33Oct 5, 2026Updated 2 weeks ago
- cheriot-ibex is a RTL implementation of CHERIoT ISA based on LowRISC's Ibex core.☆135Sep 14, 2026Updated last month
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- This repository contains the specification source for the RISC-V IOPMP Specification. This document proposes a Physical Memory Protectio…☆42Oct 15, 2026Updated last week
- PLIC Specification☆158Jul 20, 2026Updated 3 months ago
- ☆27Oct 14, 2026Updated last week
- hypocaust-2, a type-1 hypervisor with H extension run on RISC-V machine☆60Nov 30, 2023Updated 2 years ago
- This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…☆73Oct 5, 2026Updated 2 weeks ago
- ☆15Jul 28, 2022Updated 4 years ago
- MultiZone® Security TEE for Arm® Cortex®-M is the quick and safe way to add security and separation to any Cortex-M based device. MultiZo…☆14Aug 21, 2023Updated 3 years ago