Alternatives and similar repositories for riscv-cheri:

Users that are interested in riscv-cheri are comparing it to the libraries listed below

• riscv-non-isa / riscv-iommu
  RISC-V IOMMU Specification
  ☆112Updated this week
• CTSRD-CHERI / sail-cheri-riscv
  CHERI-RISC-V model written in Sail
  ☆58Updated this week
• chipsalliance / caliptra-rtl
  HW Design Collateral for Caliptra RoT IP
  ☆88Updated this week
• riscv-software-src / riscof
  ☆77Updated 2 weeks ago
• openhwgroup / cv32e40s
  4 stage, in-order, secure RISC-V core based on the CV32E40P
  ☆143Updated 5 months ago
• riscvarchive / riscv-code-size-reduction
  ☆150Updated last year
• microsoft / cheriot-ibex
  cheriot-ibex is a RTL implementation of CHERIoT ISA based on LowRISC's Ibex core.
  ☆102Updated 2 weeks ago
• pulp-platform / pulp_cluster
  The multi-core cluster of a PULP system.
  ☆89Updated last week
• pulp-platform / carfield
  A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …
  ☆91Updated this week
• riscv-software-src / riscv-unified-db
  Machine-readable database of the RISC-V specification, and tools to generate various views
  ☆54Updated this week
• bluespec / Toooba
  RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT
  ☆173Updated 8 months ago
• YosysHQ / riscv-formal
  RISC-V Formal Verification Framework
  ☆131Updated last month
• openhwgroup / cva5
  The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.
  ☆89Updated 3 weeks ago
• riscv / riscv-cfi
  This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …
  ☆87Updated last month
• OpenXiangShan / CoupledL2
  Open-source non-blocking L2 cache
  ☆39Updated this week
• riscv / riscv-CMOs
  ☆86Updated 2 years ago
• riscv / configuration-structure
  RISC-V Configuration Structure
  ☆38Updated 5 months ago
• riscvarchive / riscv-aclint
  ☆42Updated 3 years ago
• rsnikhil / Learn_Bluespec_and_RISCV_Design
  Textbook and full source codes to learn basics of RISC-V pipelined CPU design using the Bluespec Hardware Design Language(s)
  ☆71Updated 7 months ago
• CTSRD-CHERI / TestRIG
  Testing processors with Random Instruction Generation
  ☆36Updated last week
• openhwgroup / programs
  Documentation for the OpenHW Group's set of CORE-V RISC-V cores
  ☆208Updated this week
• ucb-bar / riscv-torture
  RISC-V Torture Test
  ☆189Updated 9 months ago
• riscv-non-isa / iopmp-spec
  This repository contains the specification source for the RISC-V IOPMP Specification. This document proposes a Physical Memory Protectio…
  ☆27Updated this week
• grayresearch / CX
  Proposed RISC-V Composable Custom Extensions Specification
  ☆70Updated 11 months ago
• riscv-non-isa / riscv-device-tree-doc
  RISC-V Specific Device Tree Documentation
  ☆42Updated 9 months ago
• riscv-non-isa / riscv-semihosting
  ☆28Updated last month
• riscv-non-isa / riscv-toolchain-conventions
  Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains
  ☆149Updated this week
• openhwgroup / core-v-xif
  RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions
  ☆60Updated 10 months ago
• pulp-platform / morty
  A SystemVerilog source file pickler.
  ☆56Updated 5 months ago
• riscv / riscv-aia
  ☆87Updated 3 weeks ago