This repository contains the CHERI extension specification, adding hardware capabilities to RISC-V ISA to enable fine-grained memory protection and scalable compartmentalization.
☆102Feb 27, 2026Updated last week
Alternatives and similar repositories for riscv-cheri
Users that are interested in riscv-cheri are comparing it to the libraries listed below
Sorting:
- 🌄 RISC-V Ecosystem Landscape: a living document that developers, investors, vendors, researchers and others can use as a resource on the…☆21Mar 1, 2026Updated last week
- This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…☆66Feb 27, 2026Updated last week
- Hardware Description Language Translator☆18Feb 28, 2026Updated last week
- CHERI ISA Specification☆26Jan 22, 2026Updated last month
- RISC-V Architecture Profiles☆177Updated this week
- Testing processors with Random Instruction Generation☆57Jan 13, 2026Updated last month
- A toy ELF parser/validator☆15Dec 18, 2024Updated last year
- [WIP] A wayland compositor configured with scheme☆14Aug 24, 2022Updated 3 years ago
- Reference implementation of RPMI specification as a library.☆14Feb 5, 2026Updated last month
- nixos in a gameboy shell☆16Feb 12, 2026Updated 3 weeks ago
- Sail RISC-V model☆672Updated this week
- Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)☆287Feb 27, 2026Updated last week
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆138Updated this week
- This TG will define AP-TEE-IO ABI extensions to provide Confidential VM-assigned devices with secure direct access to confidential memory…☆14Feb 27, 2026Updated last week
- Unit testing for Nix code using Lix☆16Sep 15, 2025Updated 5 months ago
- XuanTie vendor extension Instruction Set spec☆44May 30, 2025Updated 9 months ago
- CHERI-RISC-V model written in Sail☆65Jul 10, 2025Updated 7 months ago
- RISC-V cryptography extensions standardisation work.☆402Mar 8, 2024Updated 2 years ago
- RISC-V BSV Specification☆23Jan 18, 2020Updated 6 years ago
- The RISC-V External Debug Security Specification☆20Feb 27, 2026Updated last week
- Fork of LLVM adding CHERI support☆68Updated this week
- An OpenRISC 1000 multi-core virtual platform based on SystemC/TLM☆15Mar 25, 2025Updated 11 months ago
- Refinement type checking and inference tool for Rust☆17Feb 23, 2026Updated last week
- ☆17Apr 3, 2022Updated 3 years ago
- LZMA / LZMA2 in native Rust☆32Feb 16, 2026Updated 2 weeks ago
- ☆21Dec 1, 2025Updated 3 months ago
- UNSUPPORTED INTERNAL toolchain builds☆47Feb 24, 2026Updated last week
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆80May 22, 2024Updated last year
- RISC-V instruction decoder written in Rust.☆17Dec 31, 2025Updated 2 months ago
- Linux Kernel Driver Module☆20Jul 16, 2018Updated 7 years ago
- ☆18Jul 26, 2024Updated last year
- RISC-V Scratchpad☆74Nov 18, 2022Updated 3 years ago
- Easily build and run CHERI related projects☆90Updated this week
- Working Draft of the RISC-V J Extension Specification☆194Updated this week
- RISC-V Configuration Validator☆82Mar 28, 2025Updated 11 months ago
- A merge bot for Gerrit☆19Nov 8, 2023Updated 2 years ago
- MPIWasm is a WebAssembly Embedder based on Wasmer that enables the high-performance execution of MPI applications compiled to Wasm. (ACM …☆20Jan 30, 2024Updated 2 years ago
- Ambient Authority☆21Jun 30, 2023Updated 2 years ago
- Unit tests generator for RVV 1.0☆103Nov 11, 2025Updated 3 months ago