riscv / riscv-cheriView external linksLinks
This repository contains the CHERI extension specification, adding hardware capabilities to RISC-V ISA to enable fine-grained memory protection and scalable compartmentalization.
β97Updated this week
Alternatives and similar repositories for riscv-cheri
Users that are interested in riscv-cheri are comparing it to the libraries listed below
Sorting:
- π RISC-V Ecosystem Landscape: a living document that developers, investors, vendors, researchers and others can use as a resource on theβ¦β21Updated this week
- RISC-V Platform Management Interface Specification. OS-agnostic messaging interface for system management and controlβ19Feb 6, 2026Updated last week
- This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant securβ¦β65Updated this week
- Hardware Description Language Translatorβ18Jan 27, 2026Updated 2 weeks ago
- CHERI ISA Specificationβ26Jan 22, 2026Updated 3 weeks ago
- RISC-V Architecture Profilesβ173Updated this week
- Learn the Design of a 6-stage pipelined RISC-V CPUβ17Oct 22, 2025Updated 3 months ago
- Testing processors with Random Instruction Generationβ55Jan 13, 2026Updated last month
- Reference implementation of RPMI specification as a library.β14Feb 5, 2026Updated last week
- nixos in a gameboy shellβ16Updated this week
- [WIP] A wayland compositor configured with schemeβ14Aug 24, 2022Updated 3 years ago
- A toy ELF parser/validatorβ15Dec 18, 2024Updated last year
- β41Updated this week
- Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)β286Updated this week
- XuanTie vendor extension Instruction Set specβ44May 30, 2025Updated 8 months ago
- This TG will define AP-TEE-IO ABI extensions to provide Confidential VM-assigned devices with secure direct access to confidential memoryβ¦β14Feb 5, 2026Updated last week
- Unit testing for Nix code using Lixβ16Sep 15, 2025Updated 5 months ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.β136Updated this week
- Refinement type checking and inference tool for Rustβ16Feb 7, 2026Updated last week
- RISC-V cryptography extensions standardisation work.β403Mar 8, 2024Updated last year
- The RISC-V External Debug Security Specificationβ20Feb 5, 2026Updated last week
- Caliptra MCU Softwareβ22Updated this week
- RISC-V BSV Specificationβ23Jan 18, 2020Updated 6 years ago
- My Curriculum Vitae and Resumeβ16Jul 14, 2024Updated last year
- LZMA / LZMA2 in native Rustβ27Jan 13, 2026Updated last month
- β21Dec 1, 2025Updated 2 months ago
- An OpenRISC 1000 multi-core virtual platform based on SystemC/TLMβ15Mar 25, 2025Updated 10 months ago
- β18Jul 26, 2024Updated last year
- Linux Kernel Driver Moduleβ20Jul 16, 2018Updated 7 years ago
- RISC-V instruction decoder written in Rust.β17Dec 31, 2025Updated last month
- Virtualisation platform using CHERI for isolation and sharingβ40Jun 5, 2024Updated last year
- RISC-V Scratchpadβ74Nov 18, 2022Updated 3 years ago
- (q^β’γ β’^q) Print cats to your terminal, or get a random array of cats in a library!β38Nov 24, 2025Updated 2 months ago
- Easily build and run CHERI related projectsβ86Updated this week
- Working Draft of the RISC-V J Extension Specificationβ193Dec 23, 2025Updated last month
- RISC-V Configuration Validatorβ81Mar 28, 2025Updated 10 months ago
- Ambient Authorityβ21Jun 30, 2023Updated 2 years ago
- Unit tests generator for RVV 1.0β102Nov 11, 2025Updated 3 months ago
- Learning exercises for CHERIβ21Jun 30, 2025Updated 7 months ago