Alternatives and similar repositories for docs-resources:

Users that are interested in docs-resources are comparing it to the libraries listed below

• riscv / docs-spec-template
  ☆24Updated this week
• riscv / docs-dev-guide
  Documentation developer guide
  ☆97Updated this week
• riscv-software-src / riscv-config
  RISC-V Configuration Validator
  ☆76Updated 5 months ago
• riscv / riscv-aia
  ☆86Updated 3 months ago
• openhwgroup / cv32e40s
  4 stage, in-order, secure RISC-V core based on the CV32E40P
  ☆142Updated 3 months ago
• openhwgroup / programs
  Documentation for the OpenHW Group's set of CORE-V RISC-V cores
  ☆205Updated last week
• riscv-non-isa / tg-nexus-trace
  RISC-V Nexus Trace TG documentation and reference code
  ☆49Updated last month
• ucb-bar / testchipip
  ☆82Updated last week
• cnrv / RISCV-East-Asia-Biweekly-Sync
  Biweekly Sync Meeting for RISC-V Software Ecosystem. Meeting time is more friendly for people living in East Asia.
  ☆23Updated 2 months ago
• ee-uet / UETRV-PCore
  Linux Capable 32-bit RISC-V based SoC in System Verilog
  ☆60Updated 3 months ago
• riscv-non-isa / riscv-iommu
  RISC-V IOMMU Specification
  ☆103Updated this week
• OpenXiangShan / xs-env
  XiangShan Frontend Develop Environment
  ☆51Updated last week
• riscv / riscv-profiles
  RISC-V Architecture Profiles
  ☆133Updated last week
• riscv / riscv-aclint
  ☆42Updated 3 years ago
• riscv / riscv-CMOs
  ☆84Updated 2 years ago
• riscv-boom / riscv-coremark
  Setup scripts and files needed to compile CoreMark on RISC-V
  ☆64Updated 7 months ago
• pulp-platform / pulp_cluster
  The multi-core cluster of a PULP system.
  ☆70Updated this week
• OpenXiangShan / HuanCun
  Open-source high-performance non-blocking cache
  ☆75Updated this week
• riscv-non-isa / riscv-c-api-doc
  Documentation of the RISC-V C API
  ☆75Updated this week
• riscv-non-isa / riscv-trace-spec
  RISC-V Processor Trace Specification
  ☆170Updated this week
• chipsalliance / riscv-fw-infrastructure
  SDK Firmware infrastructure, contain RTOS Abstraction Layer, demos, SweRV Processor Support Package, and more ...
  ☆26Updated 3 years ago
• riscvarchive / riscv-platform-specs
  RISC-V Profiles and Platform Specification
  ☆113Updated last year
• riscv-admin / riscv-ovpsim
  ☆61Updated 4 years ago
• riscv / riscv-plic-spec
  PLIC Specification
  ☆139Updated last year
• plctlab / RISCV-Training
  Training Materials for RISC-V HW/SW, focusing on compilers, emulators, and virtual machines. provided by PLCT Lab.
  ☆34Updated 10 months ago
• XUANTIE-RV / xuantie-gnu-toolchain
  GNU toolchain for Xuantie RISC-V CPU, including GCC and Binutils ……
  ☆97Updated 2 months ago
• whutddk / Rift2Core
  Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.
  ☆34Updated last year
• AlSaqr-platform / he-soc
  ☆31Updated this week
• chipsalliance / rocket-tools
  Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)
  ☆53Updated last year
• pulp-platform / pulp-runtime
  Simple runtime for Pulp platforms
  ☆40Updated this week