Alternatives and similar repositories for docs-resources:

Users that are interested in docs-resources are comparing it to the libraries listed below

• riscv / docs-spec-template
  ☆24Updated last month
• riscv / docs-dev-guide
  Documentation developer guide
  ☆98Updated this week
• riscv-software-src / riscv-config
  RISC-V Configuration Validator
  ☆77Updated this week
• openhwgroup / cv32e40s
  4 stage, in-order, secure RISC-V core based on the CV32E40P
  ☆144Updated 5 months ago
• openhwgroup / programs
  Documentation for the OpenHW Group's set of CORE-V RISC-V cores
  ☆206Updated 2 weeks ago
• riscv / riscv-fast-interrupt
  Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)
  ☆262Updated last week
• riscv / riscv-profiles
  RISC-V Architecture Profiles
  ☆138Updated last month
• riscv-non-isa / tg-nexus-trace
  RISC-V Nexus Trace TG documentation and reference code
  ☆50Updated 2 months ago
• riscv-admin / riscv-ovpsim
  ☆61Updated 4 years ago
• XUANTIE-RV / xuantie-gnu-toolchain
  GNU toolchain for Xuantie RISC-V CPU, including GCC and Binutils ……
  ☆98Updated 3 months ago
• riscv-non-isa / riscv-iommu
  RISC-V IOMMU Specification
  ☆110Updated 2 weeks ago
• chipsalliance / riscv-fw-infrastructure
  SDK Firmware infrastructure, contain RTOS Abstraction Layer, demos, SweRV Processor Support Package, and more ...
  ☆27Updated 3 years ago
• pulp-platform / pulp_cluster
  The multi-core cluster of a PULP system.
  ☆89Updated 2 weeks ago
• riscvarchive / riscv-platform-specs
  RISC-V Profiles and Platform Specification
  ☆113Updated last year
• riscv / riscv-CMOs
  ☆85Updated 2 years ago
• riscv-boom / riscv-coremark
  Setup scripts and files needed to compile CoreMark on RISC-V
  ☆65Updated 8 months ago
• riscv-non-isa / riscv-toolchain-conventions
  Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains
  ☆149Updated last month
• riscv-non-isa / riscv-trace-spec
  RISC-V Processor Trace Specification
  ☆177Updated this week
• openhwgroup / core-v-mcu
  This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.
  ☆172Updated last year
• ultraembedded / exactstep
  Instruction set simulator for RISC-V, MIPS and ARM-v6m
  ☆94Updated 3 years ago
• riscv-software-src / riscof
  ☆76Updated this week
• riscv-non-isa / riscv-c-api-doc
  Documentation of the RISC-V C API
  ☆76Updated last month
• riscv / riscv-aia
  ☆86Updated last week
• lowRISC / lowrisc-toolchains
  UNSUPPORTED INTERNAL toolchain builds
  ☆36Updated 3 weeks ago
• riscvarchive / riscv-aclint
  ☆42Updated 3 years ago
• ee-uet / UETRV-PCore
  Linux Capable 32-bit RISC-V based SoC in System Verilog
  ☆61Updated 4 months ago
• riscv / riscv-plic-spec
  PLIC Specification
  ☆140Updated 2 years ago
• ucb-bar / testchipip
  ☆82Updated last week
• pulp-platform / riscv-dbg
  RISC-V Debug Support for our PULP RISC-V Cores
  ☆247Updated 4 months ago
• pulp-platform / carfield
  A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …
  ☆84Updated 2 months ago