KVM RISC-V HowTOs
☆47Jun 9, 2022Updated 3 years ago
Alternatives and similar repositories for howto
Users that are interested in howto are comparing it to the libraries listed below
Sorting:
- Linux KVM RISC-V repo☆62Updated this week
- Documentation and status of UEFI on RISC-V☆64Aug 25, 2021Updated 4 years ago
- Linux kernel source tree☆14Jun 25, 2025Updated 8 months ago
- Buildroot customized for Xuantie™ RISC-V CPU☆47Jan 17, 2022Updated 4 years ago
- ☆34Feb 6, 2026Updated last month
- RISC-V Configuration Validator☆82Mar 28, 2025Updated 11 months ago
- Linux kernel source tree☆21Updated this week
- This is a repo for recording and reporting RISCV platform's test and measurement continuously.☆59Dec 19, 2023Updated 2 years ago
- Risc-V hypervisor for TEE development☆131Jan 14, 2026Updated last month
- RISC-V IOMMU Specification☆148Updated this week
- TEE hardware - based on the chipyard repository - hardware to accelerate TEE☆24Dec 16, 2022Updated 3 years ago
- Yocto project for Xuantie RISC-V CPU☆40Aug 8, 2025Updated 6 months ago
- Yet another Linux distro for RISC-V.☆13Dec 25, 2025Updated 2 months ago
- A bare-metal application to test specific features of the risc-v hypervisor extension☆45Nov 24, 2025Updated 3 months ago
- Nuclei AI Library Optimized For RISC-V Vector☆14Oct 15, 2025Updated 4 months ago
- Logs the state changes of Haier airconditioning☆14Jul 19, 2023Updated 2 years ago
- ☆14Feb 27, 2026Updated last week
- This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…☆66Feb 27, 2026Updated last week
- Generate Linux Perf event tables for Apple Silicon☆17Dec 16, 2025Updated 2 months ago
- hvisor tool for root linux, includes CLI, Virtio daemon and hvisor kernel module☆14Feb 13, 2026Updated 3 weeks ago
- ☆12Feb 8, 2023Updated 3 years ago
- Penglai Enclave is an open-sourced, secure and scalable TEE system for RISC-V.☆147Mar 5, 2025Updated last year
- Risc-V journey thru containers and new projects☆283May 17, 2024Updated last year
- ☆12May 20, 2025Updated 9 months ago
- Learn how to create your own 32-bit system from scratch.☆14Feb 15, 2022Updated 4 years ago
- Lower chisel memories to SRAM macros☆13Mar 25, 2024Updated last year
- RISC-V Confidential VM Extension☆14Jan 14, 2026Updated last month
- RISC-V Architecture Profiles☆177Updated this week
- [HISTORICAL] FIPS and higher-level algorithm tests for RISC-V Crypto Extension☆29Jul 23, 2024Updated last year
- SiFive OpenEmbedded / Yocto BSP Layer☆54Jan 23, 2026Updated last month
- ET Accelerator Firmware and Runtime☆35Feb 18, 2026Updated 2 weeks ago
- RISC-V Security HC admin repo☆18Jan 7, 2025Updated last year
- Note taken while toying with VisionFive 2☆12Feb 16, 2023Updated 3 years ago
- TVM for chips base on Xuantie CPU, an open deep learning compiler stack.☆30Feb 10, 2026Updated 3 weeks ago
- This repo holds the work area and revisions of the non-ISA specification created by the RISC-V AP-TEE TG. This specification defines the …☆66Dec 18, 2025Updated 2 months ago
- The translator that supports translating NVPTX to SPIR-V. This translator is modified from LLVM-SPIR-V Translator.☆44Oct 25, 2021Updated 4 years ago
- hypocaust-2, a type-1 hypervisor with H extension run on RISC-V machine☆59Nov 30, 2023Updated 2 years ago
- An optimized neural network operator library for chips base on Xuantie CPU.☆99Feb 10, 2026Updated 3 weeks ago
- Bare-metal Rust explorations of the Allwinner D1☆17Oct 25, 2022Updated 3 years ago