Alternatives and similar repositories for corev-llvm-project

Users that are interested in corev-llvm-project are comparing it to the libraries listed below

• iree-org / iree-bare-metal-arm
  Example for running IREE in a bare-metal Arm environment.
  ☆40Updated 6 months ago
• riscv / riscv-bfloat16
  ☆38Updated last year
• kumasento / polymer
  Bridging polyhedral analysis tools to the MLIR framework
  ☆119Updated 2 years ago
• ychen306 / vegen
  ☆31Updated 3 years ago
• daniellustig / riscv-memory-model
  A formalization of the RVWMO (RISC-V) memory model
  ☆36Updated 3 years ago
• camel-cdr / rvv-bench
  A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code
  ☆143Updated 2 weeks ago
• firesim / FireMarshal
  Software workload management tool for RISC-V based SoC research. This is the default workload management tool for Chipyard and FireSim.
  ☆87Updated 4 months ago
• gvsoc / gvsoc
  ☆37Updated 2 weeks ago
• pulp-platform / llvm-project
  ☆13Updated last month
• ucb-bar / saturn-vectors
  Chisel RISC-V Vector 1.0 Implementation
  ☆131Updated 4 months ago
• THU-DSP-LAB / llvm-project
  LLVM OpenCL C compiler suite for ventus GPGPU
  ☆58Updated last month
• UoB-HPC / TSVC_2
  Updated C version of the Test Suite for Vectorising Compilers
  ☆71Updated last year
• apl-cornell / PDL
  A Hardware Pipeline Description Language
  ☆49Updated 7 months ago
• Zhao-Dongyu / sgemm_riscv
  This project records the process of optimizing SGEMM (single-precision floating point General Matrix Multiplication) on the riscv platfor…
  ☆24Updated last year
• riscv / riscv-p-spec
  RISC-V Packed SIMD Extension
  ☆157Updated last week
• tum-ei-eda / seal5
  Seal5 - Semi-automated LLVM Support for RISC-V Extensions including Autovectorization
  ☆25Updated last week
• riscvarchive / riscv-CMOs
  ☆89Updated 5 months ago
• vortexgpgpu / pocl
  a clone of POCL that includes RISC-V newlib devices support and Vortex
  ☆49Updated 3 weeks ago
• bespoke-silicon-group / bsg_bladerunner
  Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)
  ☆44Updated 7 months ago
• gthparch / macsim
  A heterogeneous architecture timing model simulator.
  ☆174Updated 5 months ago
• UoB-HPC / SimEng
  The University of Bristol HPC Simulation Engine
  ☆104Updated 5 months ago
• openhwgroup / cv32e40x-dv
  CV32E40X Design-Verification environment
  ☆16Updated last year
• riscvarchive / riscv-code-size-reduction
  ☆148Updated last year
• aakahlow / gem5Valid_Haswell
  ☆21Updated 6 years ago
• kumasento / polsca
  Polyhedral High-Level Synthesis in MLIR
  ☆35Updated 2 years ago
• cnrv / RVWC2021-slides
  第一届 RISC-V 中国峰会的幻灯片等资料存放
  ☆38Updated 3 years ago
• riscv-admin / riscv-ovpsim
  ☆62Updated 5 years ago
• CTSRD-CHERI / SIMTight
  Synthesisable SIMT-style RISC-V GPGPU
  ☆48Updated 7 months ago
• RALC88 / riscv-vectorized-benchmark-suite
  RiVEC Bencmark Suite
  ☆127Updated last year
• vortexgpgpu / NVPTX-SPIRV-Translator
  The translator that supports translating NVPTX to SPIR-V. This translator is modified from LLVM-SPIR-V Translator.
  ☆44Updated 4 years ago