openhwgroup / corev-llvm-project

Related projects: ⓘ

• riscv / riscv-bfloat16
  ☆27Updated 2 months ago
• riscv-non-isa / riscv-semihosting
  ☆27Updated last month
• pulp-platform / pulp_cluster
  The multi-core cluster of a PULP system.
  ☆55Updated this week
• merledu / nucleusrv
  NucleusRV - A 32-bit 5 staged pipelined risc-v core.
  ☆59Updated last week
• riscv / riscv-CMOs
  ☆76Updated 2 years ago
• pulp-platform / pulp-runtime
  Simple runtime for Pulp platforms
  ☆33Updated 3 weeks ago
• riscv / riscv-zicond
  The ISA specification for the ZiCondOps extension.
  ☆19Updated 6 months ago
• riscv / virtual-memory
  ☆34Updated 3 years ago
• riscv / riscv-aia
  ☆72Updated 3 weeks ago
• stnolting / neorv32-riscof
  ✔️Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.
  ☆25Updated this week
• riscv-software-src / riscv-ctg
  ☆40Updated 3 weeks ago
• openhwgroup / cv32e40x-dv
  CV32E40X Design-Verification environment
  ☆11Updated 5 months ago
• chipsalliance / firrtl-spec
  The specification for the FIRRTL language
  ☆39Updated last week
• grayresearch / CX
  Proposed RISC-V Composable Custom Extensions Specification
  ☆66Updated 4 months ago
• ucb-bar / saturn-vectors
  Chisel RISC-V Vector 1.0 Implementation
  ☆33Updated this week
• chipsalliance / rocket-chip-blocks
  RTL blocks compatible with the Rocket Chip Generator
  ☆14Updated 2 months ago
• pulp-platform / carfield
  A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …
  ☆67Updated 3 weeks ago
• circt / arc-tests
  A collection of tests and benchmarks for the Arc simulation backend of CIRCT
  ☆24Updated last month
• chipsalliance / systemc-compiler
  Intel Compiler for SystemC
  ☆23Updated last year
• pulp-platform / clint
  RISC-V Core Local Interrupt Controller (CLINT)
  ☆22Updated 11 months ago
• RISCVtestbed / rvv-rollback
  Translate RISC-V Vector Assembly from v1.0 to v0.7
  ☆25Updated last month
• brucehoult / rvv_example
  Simple demonstration of using the RISC-V Vector extension
  ☆34Updated 5 months ago
• ee-uet / UETRV-PCore
  Linux Capable 32-bit RISC-V based SoC in System Verilog
  ☆54Updated 7 months ago
• aswaterman / trainwreck
  Original RISC-V 1.0 implementation. Not supported.
  ☆40Updated 5 years ago
• openhwgroup / cv32e40s
  4 stage, in-order, secure RISC-V core based on the CV32E40P
  ☆126Updated last month
• riscv-non-isa / riscv-iommu
  RISC-V IOMMU Specification
  ☆84Updated last week
• riscv / riscv-smmtt
  This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…
  ☆32Updated 2 weeks ago
• openhwgroup / core-v-xif
  RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions
  ☆60Updated 3 months ago
• AlSaqr-platform / he-soc
  ☆29Updated this week