Alternatives and similar repositories for corev-llvm-project

Users that are interested in corev-llvm-project are comparing it to the libraries listed below

• riscv / riscv-bfloat16
  ☆38Updated last year
• iree-org / iree-bare-metal-arm
  Example for running IREE in a bare-metal Arm environment.
  ☆40Updated 4 months ago
• kumasento / polymer
  Bridging polyhedral analysis tools to the MLIR framework
  ☆118Updated 2 years ago
• ychen306 / vegen
  ☆31Updated 3 years ago
• tum-ei-eda / seal5
  Seal5 - Semi-automated LLVM Support for RISC-V Extensions including Autovectorization
  ☆23Updated last week
• firesim / FireMarshal
  Software workload management tool for RISC-V based SoC research. This is the default workload management tool for Chipyard and FireSim.
  ☆87Updated 2 months ago
• camel-cdr / rvv-bench
  A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code
  ☆136Updated 3 weeks ago
• daniellustig / riscv-memory-model
  A formalization of the RVWMO (RISC-V) memory model
  ☆35Updated 3 years ago
• ucb-bar / berkeley-testfloat-3
  TestFloat release 3
  ☆71Updated 9 months ago
• kumasento / polsca
  Polyhedral High-Level Synthesis in MLIR
  ☆34Updated 2 years ago
• AntonLydike / riscemu
  RISC-V emulator in python
  ☆62Updated last year
• apl-cornell / PDL
  A Hardware Pipeline Description Language
  ☆49Updated 5 months ago
• riscvarchive / riscv-CMOs
  ☆89Updated 3 months ago
• hanhwi / SimPoint
  ☆17Updated 3 years ago
• CTSRD-CHERI / TestRIG
  Testing processors with Random Instruction Generation
  ☆50Updated 2 weeks ago
• riscv-non-isa / riscv-c-api-doc
  Documentation of the RISC-V C API
  ☆78Updated this week
• gvsoc / gvsoc
  ☆35Updated last week
• UoB-HPC / TSVC_2
  Updated C version of the Test Suite for Vectorising Compilers
  ☆70Updated last year
• riscv-non-isa / riscv-semihosting
  ☆32Updated this week
• jiegec / cpu
  Microarchitecture diagrams of several CPUs
  ☆44Updated last week
• riscvarchive / riscv-code-size-reduction
  ☆147Updated last year
• riscv / riscv-p-spec
  RISC-V Packed SIMD Extension
  ☆152Updated last month
• CTSRD-CHERI / SIMTight
  Synthesisable SIMT-style RISC-V GPGPU
  ☆44Updated 5 months ago
• ucb-bar / saturn-vectors
  Chisel RISC-V Vector 1.0 Implementation
  ☆121Updated 2 months ago
• cornell-zhang / hcl-dialect
  HeteroCL-MLIR dialect for accelerator design
  ☆42Updated last year
• openhwgroup / cv32e40x-dv
  CV32E40X Design-Verification environment
  ☆16Updated last year
• opencompl / mlir-fuzz
  A enumerator for MLIR, relying on the information given by IRDL.
  ☆20Updated last week
• circt-hls / circt-hls
  CIRCT-based HLS compilation flows, debugging, and cosimulation tools.
  ☆52Updated 2 years ago
• iml130 / mlir-emitc
  Conversions to MLIR EmitC
  ☆134Updated last year
• aakahlow / gem5Valid_Haswell
  ☆20Updated 5 years ago