RISC-V BSV Specification
☆23Jan 18, 2020Updated 6 years ago
Alternatives and similar repositories for RVBS
Users that are interested in RVBS are comparing it to the libraries listed below
Sorting:
- A Bluespec SystemVerilog library of miscellaneous components☆18Apr 14, 2025Updated 10 months ago
- Consistency checker for memory subsystem traces☆23Oct 10, 2016Updated 9 years ago
- Yosys plugin for synthesis of Bluespec code☆15Sep 8, 2021Updated 4 years ago
- A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)☆20Sep 15, 2017Updated 8 years ago
- A generic test bench written in Bluespec☆57Dec 15, 2020Updated 5 years ago
- The ANUBIS benchmark suite for Incremental Synthesis☆12Dec 15, 2020Updated 5 years ago
- A tool to run litmus tests on bare-metal hardware☆13Mar 13, 2017Updated 8 years ago
- A standalone parser for BSV (Bluespec SystemVerilog) written in Go☆14Dec 20, 2016Updated 9 years ago
- Provides a packaged collection of open source EDA tools☆12Apr 14, 2019Updated 6 years ago
- Efficient, header-only graph library for C++17 with a pleasant interface.☆17Jan 22, 2019Updated 7 years ago
- An implementation of a SAT solver using the CUDA library☆15Dec 23, 2017Updated 8 years ago
- fpga verilog risc-v rv32i cpu☆14Apr 18, 2023Updated 2 years ago
- SystemC Configuration, Control and Inspection (CCI)☆19Nov 25, 2025Updated 3 months ago
- Java library for parsing and manipulating graph representations of gate-level Verilog netlists☆15Jan 9, 2017Updated 9 years ago
- mantle library☆44Dec 20, 2022Updated 3 years ago
- The PE for the second generation CGRA (garnet).☆18Feb 22, 2026Updated 2 weeks ago
- Fast PnR toolchain for CGRA☆18Jul 26, 2024Updated last year
- OpenDesign Flow Database☆17Oct 31, 2018Updated 7 years ago
- Cross platform Instant Outbidding Bot, Instant Outbidder Bot is designed to outbid all real-time bids within a second by percentage incre…☆100Jan 17, 2023Updated 3 years ago
- Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document☆18Jul 17, 2016Updated 9 years ago
- CHERI ISA Specification☆26Jan 22, 2026Updated last month
- LLVM based HLS library for HWToolkit (hardware devel. toolkit)☆27Jan 21, 2026Updated last month
- Libre Silicon Compiler☆22Apr 13, 2021Updated 4 years ago
- DATC RDF☆49Jul 31, 2020Updated 5 years ago
- The BERI and CHERI processor and hardware platform☆50Mar 27, 2017Updated 8 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Feb 24, 2023Updated 3 years ago
- Haskell library for hardware description☆106Aug 18, 2025Updated 6 months ago
- On going experiments with Clash☆22Oct 17, 2015Updated 10 years ago
- InfiniTAM on FPGA☆26Jul 11, 2019Updated 6 years ago
- ILA Model Database☆24Sep 27, 2020Updated 5 years ago
- Fork of LLVM adding CHERI support☆68Updated this week
- Verilog development and verification project for HOL4☆28Apr 25, 2025Updated 10 months ago
- Kansas Lava☆50Oct 6, 2019Updated 6 years ago
- ☆39Dec 8, 2024Updated last year
- Import and export IP-XACT XML register models☆37Nov 5, 2025Updated 4 months ago
- A LEF/DEF Utility.☆34Aug 15, 2019Updated 6 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆34Sep 19, 2018Updated 7 years ago
- A place to share libraries and utilities that don't belong in the core bsc repo☆38Feb 16, 2026Updated 2 weeks ago