RISC-V BSV Specification
☆23Jan 18, 2020Updated 6 years ago
Alternatives and similar repositories for RVBS
Users that are interested in RVBS are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A Bluespec SystemVerilog library of miscellaneous components☆18Apr 14, 2025Updated 11 months ago
- Consistency checker for memory subsystem traces☆23Oct 10, 2016Updated 9 years ago
- Yosys plugin for synthesis of Bluespec code☆15Sep 8, 2021Updated 4 years ago
- A tool to run litmus tests on bare-metal hardware☆13Mar 13, 2017Updated 9 years ago
- A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)☆20Sep 15, 2017Updated 8 years ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Synthesisable SIMT-style RISC-V GPGPU☆52Jul 7, 2025Updated 8 months ago
- A generic test bench written in Bluespec☆57Dec 15, 2020Updated 5 years ago
- Haskell library for hardware description☆106Aug 18, 2025Updated 7 months ago
- Parser for ELF object format.☆12Dec 24, 2021Updated 4 years ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Feb 24, 2023Updated 3 years ago
- CHERI ISA Specification☆26Mar 13, 2026Updated 2 weeks ago
- A standalone parser for BSV (Bluespec SystemVerilog) written in Go☆14Dec 20, 2016Updated 9 years ago
- fpga verilog risc-v rv32i cpu☆14Apr 18, 2023Updated 2 years ago
- ☆34Mar 20, 2026Updated last week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- SystemC Configuration, Control and Inspection (CCI)☆19Nov 25, 2025Updated 4 months ago
- On going experiments with Clash☆22Oct 17, 2015Updated 10 years ago
- The BERI and CHERI processor and hardware platform☆50Mar 27, 2017Updated 9 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- An OCaml extension for RISC-V☆16Nov 6, 2020Updated 5 years ago
- The ANUBIS benchmark suite for Incremental Synthesis☆12Dec 15, 2020Updated 5 years ago
- NOVA userland☆49Jan 6, 2014Updated 12 years ago
- NOVA runtime environment (official branch)☆35Jul 1, 2021Updated 4 years ago
- ☆103Aug 29, 2025Updated 7 months ago
- NordVPN Special Discount Offer • AdSave on top-rated NordVPN 1 or 2-year plans with secure browsing, privacy protection, and support for for all major platforms.
- Learn the Design of a 6-stage pipelined RISC-V CPU☆17Oct 22, 2025Updated 5 months ago
- ☆38Dec 8, 2024Updated last year
- OpenRISC processor IP core based on Tomasulo algorithm☆36Feb 18, 2022Updated 4 years ago
- ☆16May 31, 2025Updated 9 months ago
- RISCulator is a RISC-V emulator.☆12Aug 18, 2023Updated 2 years ago
- The PE for the second generation CGRA (garnet).☆18Feb 22, 2026Updated last month
- DATC RDF☆49Jul 31, 2020Updated 5 years ago
- Java library for parsing and manipulating graph representations of gate-level Verilog netlists☆15Jan 9, 2017Updated 9 years ago
- a small simple slow serial FPGA core☆16Mar 11, 2021Updated 5 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- An implementation of GTK3 composite templates for PyGI☆18Apr 25, 2017Updated 8 years ago
- mantle library☆44Dec 20, 2022Updated 3 years ago
- Efficient, header-only graph library for C++17 with a pleasant interface.☆17Jan 22, 2019Updated 7 years ago
- Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document☆18Jul 17, 2016Updated 9 years ago
- Fast PnR toolchain for CGRA☆18Jul 26, 2024Updated last year
- Libre Silicon Compiler☆22Apr 13, 2021Updated 4 years ago
- Formal specification and verification of hardware, especially for security and privacy.☆132May 19, 2022Updated 3 years ago