RISC-V BSV Specification
☆24Apr 28, 2026Updated 2 months ago
Alternatives and similar repositories for RVBS
Users that are interested in RVBS are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A Bluespec SystemVerilog library of miscellaneous components☆18Updated this week
- Consistency checker for memory subsystem traces☆23Oct 10, 2016Updated 9 years ago
- Yosys plugin for synthesis of Bluespec code☆15Sep 8, 2021Updated 4 years ago
- A tool to run litmus tests on bare-metal hardware☆13Mar 13, 2017Updated 9 years ago
- A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)☆20Sep 15, 2017Updated 8 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Synthesisable SIMT-style RISC-V GPGPU☆54Mar 30, 2026Updated 3 months ago
- A generic test bench written in Bluespec☆57Dec 15, 2020Updated 5 years ago
- Haskell library for hardware description☆106Aug 18, 2025Updated 10 months ago
- Parser for ELF object format.☆12Dec 24, 2021Updated 4 years ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Feb 24, 2023Updated 3 years ago
- CHERI ISA Specification☆25Mar 13, 2026Updated 3 months ago
- A standalone parser for BSV (Bluespec SystemVerilog) written in Go☆14Dec 20, 2016Updated 9 years ago
- ☆34Jun 16, 2026Updated 3 weeks ago
- On going experiments with Clash☆22Oct 17, 2015Updated 10 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Provides a packaged collection of open source EDA tools☆12Apr 14, 2019Updated 7 years ago
- The BERI and CHERI processor and hardware platform☆51Mar 27, 2017Updated 9 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- An OCaml extension for RISC-V☆16Nov 6, 2020Updated 5 years ago
- The ANUBIS benchmark suite for Incremental Synthesis☆12Dec 15, 2020Updated 5 years ago
- NOVA userland☆50Jan 6, 2014Updated 12 years ago
- NOVA runtime environment (official branch)☆35Jul 1, 2021Updated 5 years ago
- ☆105Apr 16, 2026Updated 2 months ago
- Learn the Design of a 6-stage pipelined RISC-V CPU☆16Oct 22, 2025Updated 8 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- ☆40Dec 8, 2024Updated last year
- OpenRISC processor IP core based on Tomasulo algorithm☆36Feb 18, 2022Updated 4 years ago
- The PE for the second generation CGRA (garnet).☆18Feb 22, 2026Updated 4 months ago
- DATC RDF☆49Jul 31, 2020Updated 5 years ago
- Java library for parsing and manipulating graph representations of gate-level Verilog netlists☆15Jan 9, 2017Updated 9 years ago
- a small simple slow serial FPGA core☆16Mar 11, 2021Updated 5 years ago
- An implementation of GTK3 composite templates for PyGI☆18Apr 25, 2017Updated 9 years ago
- mantle library☆44Dec 20, 2022Updated 3 years ago
- Efficient, header-only graph library for C++17 with a pleasant interface.☆17Jan 22, 2019Updated 7 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document☆17Jul 17, 2016Updated 9 years ago
- Fast PnR toolchain for CGRA☆18Jul 26, 2024Updated last year
- Libre Silicon Compiler☆22Apr 13, 2021Updated 5 years ago
- Formal specification and verification of hardware, especially for security and privacy.☆133May 19, 2022Updated 4 years ago
- An open-source Simulation Trace Format specification☆17Jun 4, 2026Updated last month
- Fork of LLVM adding CHERI support☆73Jun 25, 2026Updated last week
- Manythread RISC-V overlay for FPGA clusters☆39Sep 16, 2025Updated 9 months ago