RISC-V BSV Specification
☆24Apr 28, 2026Updated last month
Alternatives and similar repositories for RVBS
Users that are interested in RVBS are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A Bluespec SystemVerilog library of miscellaneous components☆18May 19, 2026Updated 3 weeks ago
- Consistency checker for memory subsystem traces☆23Oct 10, 2016Updated 9 years ago
- Yosys plugin for synthesis of Bluespec code☆15Sep 8, 2021Updated 4 years ago
- A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)☆20Sep 15, 2017Updated 8 years ago
- Synthesisable SIMT-style RISC-V GPGPU☆54Mar 30, 2026Updated 2 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A generic test bench written in Bluespec☆57Dec 15, 2020Updated 5 years ago
- Parser for ELF object format.☆12Dec 24, 2021Updated 4 years ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Feb 24, 2023Updated 3 years ago
- CHERI ISA Specification☆25Mar 13, 2026Updated 3 months ago
- A standalone parser for BSV (Bluespec SystemVerilog) written in Go☆14Dec 20, 2016Updated 9 years ago
- fpga verilog risc-v rv32i cpu☆15Apr 18, 2023Updated 3 years ago
- ☆34Apr 20, 2026Updated last month
- SystemC Configuration, Control and Inspection (CCI)☆21May 26, 2026Updated 3 weeks ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- An OCaml extension for RISC-V☆16Nov 6, 2020Updated 5 years ago
- The ANUBIS benchmark suite for Incremental Synthesis☆12Dec 15, 2020Updated 5 years ago
- NOVA userland☆49Jan 6, 2014Updated 12 years ago
- NOVA runtime environment (official branch)☆35Jul 1, 2021Updated 4 years ago
- ☆105Apr 16, 2026Updated 2 months ago
- Learn the Design of a 6-stage pipelined RISC-V CPU☆16Oct 22, 2025Updated 7 months ago
- ☆40Dec 8, 2024Updated last year
- OpenRISC processor IP core based on Tomasulo algorithm☆36Feb 18, 2022Updated 4 years ago
- The PE for the second generation CGRA (garnet).☆18Feb 22, 2026Updated 3 months ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- RISCulator is a RISC-V emulator.☆12Aug 18, 2023Updated 2 years ago
- ☆16Apr 21, 2026Updated last month
- DATC RDF☆49Jul 31, 2020Updated 5 years ago
- Java library for parsing and manipulating graph representations of gate-level Verilog netlists☆15Jan 9, 2017Updated 9 years ago
- a small simple slow serial FPGA core☆16Mar 11, 2021Updated 5 years ago
- An implementation of GTK3 composite templates for PyGI☆18Apr 25, 2017Updated 9 years ago
- mantle library☆44Dec 20, 2022Updated 3 years ago
- Efficient, header-only graph library for C++17 with a pleasant interface.☆17Jan 22, 2019Updated 7 years ago
- Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document☆17Jul 17, 2016Updated 9 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A blog for LLVM(v11.0.0) beginner, step by step, with detailed documents and comments. Record the way I learn LLVM.☆14Jun 17, 2022Updated 4 years ago
- Fast PnR toolchain for CGRA☆18Jul 26, 2024Updated last year
- Libre Silicon Compiler☆22Apr 13, 2021Updated 5 years ago
- Formal specification and verification of hardware, especially for security and privacy.☆133May 19, 2022Updated 4 years ago
- An open-source Simulation Trace Format specification☆17Jun 4, 2026Updated 2 weeks ago
- Fork of LLVM adding CHERI support☆72Jun 11, 2026Updated last week
- Manythread RISC-V overlay for FPGA clusters☆39Sep 16, 2025Updated 9 months ago