Alternatives and similar repositories for RVBS

Users that are interested in RVBS are comparing it to the libraries listed below

• CTSRD-CHERI / BlueStuff

  View on GitHub
  A Bluespec SystemVerilog library of miscellaneous components
  ☆18Apr 14, 2025Updated 10 months ago
• CTSRD-CHERI / axe

  View on GitHub
  Consistency checker for memory subsystem traces
  ☆23Oct 10, 2016Updated 9 years ago
• thoughtpolice / yosys-bluespec

  View on GitHub
  Yosys plugin for synthesis of Bluespec code
  ☆15Sep 8, 2021Updated 4 years ago
• rsnikhil / RISCV_ISA_Formal_Spec_in_BSV

  View on GitHub
  A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)
  ☆20Sep 15, 2017Updated 8 years ago
• CTSRD-CHERI / bluecheck

  View on GitHub
  A generic test bench written in Bluespec
  ☆57Dec 15, 2020Updated 5 years ago
• CTSRD-CHERI / CHERI-Litmus

  View on GitHub
  A tool to run litmus tests on bare-metal hardware
  ☆13Mar 13, 2017Updated 8 years ago
• masc-ucsc / anubis

  View on GitHub
  The ANUBIS benchmark suite for Incremental Synthesis
  ☆12Dec 15, 2020Updated 5 years ago
• rsnikhil / goParseBSV

  View on GitHub
  A standalone parser for BSV (Bluespec SystemVerilog) written in Go
  ☆14Dec 20, 2016Updated 9 years ago
• EDAPack / edapack

  View on GitHub
  Provides a packaged collection of open source EDA tools
  ☆12Apr 14, 2019Updated 6 years ago
• cbbowen / graph

  View on GitHub
  Efficient, header-only graph library for C++17 with a pleasant interface.
  ☆17Jan 22, 2019Updated 7 years ago
• mishakevlishvili / fpga_riscv_cpu

  View on GitHub
  fpga verilog risc-v rv32i cpu
  ☆14Apr 18, 2023Updated 2 years ago
• qfiard / cuda-sat-solver

  View on GitHub
  An implementation of a SAT solver using the CUDA library
  ☆15Dec 23, 2017Updated 8 years ago
• accellera-official / cci

  View on GitHub
  SystemC Configuration, Control and Inspection (CCI)
  ☆19Nov 25, 2025Updated 2 months ago
• xprova / netlist-graph

  View on GitHub
  Java library for parsing and manipulating graph representations of gate-level Verilog netlists
  ☆15Jan 9, 2017Updated 9 years ago
• phanrahan / mantle

  View on GitHub
  mantle library
  ☆44Dec 20, 2022Updated 3 years ago
• rsnikhil / Bluespec_BSV_Formal_Semantics

  View on GitHub
  Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document
  ☆18Jul 17, 2016Updated 9 years ago
• y-t-bot / opensea-instant-outbidder-bidding-bot

  View on GitHub
  Cross platform Instant Outbidding Bot, Instant Outbidder Bot is designed to outbid all real-time bids within a second by percentage incre…
  ☆100Jan 17, 2023Updated 3 years ago
• jinwookjungs / open_design_flow

  View on GitHub
  OpenDesign Flow Database
  ☆17Oct 31, 2018Updated 7 years ago
• Kuree / cgra_pnr

  View on GitHub
  Fast PnR toolchain for CGRA
  ☆18Jul 26, 2024Updated last year
• StanfordAHA / lassen

  View on GitHub
  The PE for the second generation CGRA (garnet).
  ☆18Apr 25, 2025Updated 9 months ago
• CTSRD-CHERI / SIMTight

  View on GitHub
  Synthesisable SIMT-style RISC-V GPGPU
  ☆48Jul 7, 2025Updated 7 months ago
• CTSRD-CHERI / cheri-specification

  View on GitHub
  CHERI ISA Specification
  ☆26Jan 22, 2026Updated 3 weeks ago
• Nic30 / hwtHls

  View on GitHub
  LLVM based HLS library for HWToolkit (hardware devel. toolkit)
  ☆27Jan 21, 2026Updated 3 weeks ago
• foshardware / lsc

  View on GitHub
  Libre Silicon Compiler
  ☆22Apr 13, 2021Updated 4 years ago
• CTSRD-CHERI / beri

  View on GitHub
  The BERI and CHERI processor and hardware platform
  ☆50Mar 27, 2017Updated 8 years ago
• ieee-ceda-datc / RDF-2019

  View on GitHub
  DATC RDF
  ☆49Jul 31, 2020Updated 5 years ago
• TUD-OS / NRE

  View on GitHub
  NOVA runtime environment (official branch)
  ☆35Jul 1, 2021Updated 4 years ago
• TUD-OS / NUL

  View on GitHub
  NOVA userland
  ☆49Jan 6, 2014Updated 12 years ago
• mmicko / cross-fpga

  View on GitHub
  Cross compile FPGA tools
  ☆21Jan 4, 2021Updated 5 years ago
• KestrelComputer / polaris

  View on GitHub
  RISC-V RV64IS-compatible processor for the Kestrel-3
  ☆21Feb 24, 2023Updated 2 years ago
• blarney-lang / blarney

  View on GitHub
  Haskell library for hardware description
  ☆106Aug 18, 2025Updated 5 months ago
• KastnerRG / infinitam_fpga

  View on GitHub
  InfiniTAM on FPGA
  ☆26Jul 11, 2019Updated 6 years ago
• riscv-non-isa / riscv-uefi

  View on GitHub
  ☆34Feb 6, 2026Updated last week
• polygonhell / Clash6502

  View on GitHub
  On going experiments with Clash
  ☆22Oct 17, 2015Updated 10 years ago
• PrincetonUniversity / IMDb-Archive

  View on GitHub
  ILA Model Database
  ☆24Sep 27, 2020Updated 5 years ago
• CTSRD-CHERI / llvm-project

  View on GitHub
  Fork of LLVM adding CHERI support
  ☆64Updated this week
• CakeML / hardware

  View on GitHub
  Verilog development and verification project for HOL4
  ☆28Apr 25, 2025Updated 9 months ago
• openrisc / or1k_marocchino

  View on GitHub
  OpenRISC processor IP core based on Tomasulo algorithm
  ☆35Feb 18, 2022Updated 3 years ago
• SystemRDL / PeakRDL-ipxact

  View on GitHub
  Import and export IP-XACT XML register models
  ☆37Nov 5, 2025Updated 3 months ago