Description of a RISC-V architecture based on MIPS 3000
☆15Apr 24, 2023Updated 3 years ago
Alternatives and similar repositories for RiVer_SoC
Users that are interested in RiVer_SoC are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An unnecessarily tiny and minimal implementation of GPT-2 in NumPy.☆11Feb 12, 2023Updated 3 years ago
- Library of reusable VHDL components☆28Mar 7, 2024Updated 2 years ago
- A minimalistic Operating System relying on a basic bootloader and a small kernel capable of loading a given application☆12Jul 11, 2018Updated 8 years ago
- The WooKey project manifest repository, use repo init -u https://github.com/wookey-project/manifest.git☆16May 28, 2021Updated 5 years ago
- A VHDL implementation of SipHash☆13Feb 19, 2015Updated 11 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A pipelined MIPS processor written in VHDL (Unicamp/MC542)☆10Dec 8, 2011Updated 14 years ago
- This Repo contains SystemC for testBench for AMBA® 3 AHB-Lite Protocol☆14Jul 11, 2018Updated 8 years ago
- TEMPORARY FORK of the riscv-compliance repository☆34Mar 31, 2021Updated 5 years ago
- coursera code☆13Jun 27, 2013Updated 13 years ago
- Rust support for the open-source NEORV32 RISC-V microcontroller.☆14Feb 19, 2026Updated 8 months ago
- A wrapper for GHDL to make it look like Mentor's ModelSim. Helpful for use with programs like Sigasi.☆11Jan 21, 2018Updated 8 years ago
- PSOC SoC code with peripherals and synthesis scripts for FPGA/ASIC☆12Oct 8, 2025Updated last year
- My second attempt at a RISC-V CPU with learnings form my previous attempt.☆11Apr 27, 2026Updated 5 months ago
- ModuOS is a hobby operating system written in C and x86-64 assembly.☆21Sep 7, 2026Updated last month
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Examples and design pattern for VHDL verification☆15Apr 10, 2016Updated 10 years ago
- Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆14Updated this week
- Is a collection of NULL Convention Logic (NCL) circuits and libraries written in Verilog to provide the experience of logically determine…☆16Jun 15, 2016Updated 10 years ago
- A RISC-V VP with SUBLEQ microcode☆13Sep 29, 2022Updated 4 years ago
- System-on-Chip Interconnection Network - Simulation Environment (front-end)☆16Oct 5, 2023Updated 3 years ago
- A high-throughput VHDL and SystemVerilog implementation of AES-128 including scripts for a full front-end design process.☆43Nov 17, 2014Updated 11 years ago
- A website and Python library for determining if two logical statements are equivalent. Uses VHDL syntax and logical operators.☆14Feb 24, 2022Updated 4 years ago
- Game Boy Instruction Tester☆29Feb 17, 2023Updated 3 years ago
- Tightly Coupled Bus, low complexity, high performance system bus.☆13Apr 16, 2026Updated 6 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Open SoC Debug Hardware Reference Implementation☆16Jul 15, 2019Updated 7 years ago
- The code for an FPGA softcore comparison☆11Jun 21, 2020Updated 6 years ago
- ESP32-based portable Multi-Sensor Pod [in development]☆10Dec 3, 2023Updated 2 years ago
- Hardware implementation of the SipHash short-inout PRF☆18Apr 3, 2025Updated last year
- This project has files needed to design and characterise flipflop☆21Jun 3, 2019Updated 7 years ago
- TinyBasic interpreted by custom microcoded CPU☆13May 31, 2026Updated 4 months ago
- VHDL Language support for Zed editor☆15Sep 29, 2025Updated last year
- Learn how to create your own 32-bit system from scratch.☆14Feb 15, 2022Updated 4 years ago
- MathLib DAC 2023 version☆13Sep 11, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- RISC-V Core Local Interrupt Controller (CLINT)☆34Aug 7, 2026Updated 2 months ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 3 years ago
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- Processing Unit with RISCV-32 / RISCV-64 / RISCV-128☆20Updated this week
- A Reconfigurable RISC-V Core for Approximate Computing☆132May 30, 2025Updated last year
- Support for automatic address map generation and address decoding logic for Wishbone connected hierachical systems☆12Sep 1, 2026Updated last month
- ✔️ Port of RISCOF to check NEORV32 for RISC-V ISA compatibility.☆38Feb 22, 2026Updated 8 months ago