lovisXII / RiVer_SoC
Description of a RISC-V architecture based on MIPS 3000
☆12Updated last year
Alternatives and similar repositories for RiVer_SoC:
Users that are interested in RiVer_SoC are comparing it to the libraries listed below
- Open source ISS and logic RISC-V 32 bit project☆42Updated 3 months ago
- APB UVC ported to Verilator☆11Updated last year
- RISC-V soft-core PEs for TaPaSCo☆18Updated 8 months ago
- National RISC-V student contest CV32A6☆40Updated 2 weeks ago
- LEN5 is a configurable, speculative, out-of-order, 64-bit RISC-V microprocessor targetting etherogeneus systems on chip.☆14Updated 9 months ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆44Updated 3 years ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆26Updated 4 years ago
- ☆9Updated 2 years ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆59Updated 3 months ago
- Playing around with Formal Verification of Verilog and VHDL☆54Updated 4 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆34Updated 4 years ago
- A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.☆16Updated 2 months ago
- SystemVerilog Functional Coverage for RISC-V ISA☆25Updated 5 months ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆60Updated 9 months ago
- SystemVerilog frontend for Yosys☆76Updated this week
- ☆12Updated 2 weeks ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆43Updated 3 years ago
- Computer architecture learning environment using FPGAs☆13Updated 3 years ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆22Updated 8 months ago
- This repo is created to include illustrative examples on object oriented design pattern in SV☆55Updated 2 years ago
- ☆13Updated 2 months ago
- ArmleoCPU - RISC-V CPU RV64GC, SMP, Linux, Doom. Work in progress to execute first instruction with new feature set☆4Updated 2 years ago
- The CORE-V CVE2 is a small 32 bit RISC-V CPU core (RV32IMC/EMC) with a two stage pipeline, based on the original zero-riscy work from ETH…☆35Updated this week
- this repository contains all the ip projects presented in the HLS/RISC-V/Computer Architecture book written by Goossens and published by …☆24Updated 4 months ago
- ☆9Updated last year
- A reference book on System-on-Chip Design☆22Updated 10 months ago
- SystemVerilog RTL Linter for YoSys☆20Updated 3 months ago
- Complete tutorial code.☆16Updated 10 months ago
- ☆24Updated last month
- Proposed RISC-V Composable Custom Extensions Specification☆69Updated 9 months ago