Description of a RISC-V architecture based on MIPS 3000
☆13Apr 24, 2023Updated 2 years ago
Alternatives and similar repositories for RiVer_SoC
Users that are interested in RiVer_SoC are comparing it to the libraries listed below
Sorting:
- A VHDL code generator for wallace tree multiplier☆10Apr 15, 2020Updated 5 years ago
- Library of reusable VHDL components☆28Mar 7, 2024Updated last year
- TEMPORARY FORK of the riscv-compliance repository☆32Mar 31, 2021Updated 4 years ago
- MathLib DAC 2023 version☆13Sep 11, 2023Updated 2 years ago
- ☆11Apr 17, 2021Updated 4 years ago
- Reinforcement learning modular with pytorch☆11Jan 18, 2021Updated 5 years ago
- A high-throughput VHDL and SystemVerilog implementation of AES-128 including scripts for a full front-end design process.☆42Nov 17, 2014Updated 11 years ago
- UNSUPPORTED INTERNAL toolchain builds☆47Feb 24, 2026Updated last week
- ✔️ Port of RISCOF to check NEORV32 for RISC-V ISA compatibility.☆39Feb 22, 2026Updated last week
- Une formation pour apprendre à utiliser ML Flow, un dashboard pour expériences de Machine Learning☆12May 1, 2023Updated 2 years ago
- DDRFW-UTIL tool repository☆14Feb 11, 2026Updated 3 weeks ago
- Density test bench for RISCV - "Compress extension"☆15Jun 21, 2021Updated 4 years ago
- A light-weight hardware oriented synchronous stream cipher.☆12Mar 19, 2022Updated 3 years ago
- ☆15Oct 2, 2023Updated 2 years ago
- ☆13May 5, 2023Updated 2 years ago
- All Digital Phase-Locked Loop☆12May 22, 2023Updated 2 years ago
- Documentation on using the built-in Python debugger, PDB.☆23Dec 8, 2022Updated 3 years ago
- Python scripts to facilitate easy working☆11Jun 24, 2024Updated last year
- 4th place solution to datafactory challenge by Intermarché.☆12Jun 28, 2021Updated 4 years ago
- GSI Timing Gateware and Tools☆14Feb 25, 2026Updated last week
- This Repo contains SystemC for testBench for AMBA® 3 AHB-Lite Protocol☆13Jul 11, 2018Updated 7 years ago
- RISCV CPU implementation tutorial steps for Cologne Chip Gatemate E1, adopted from https://github.com/BrunoLevy/learn-fpga☆15Updated this week
- A template-based, layer-oriented High Level Synthesis Tool for AI algorithms☆13Dec 15, 2025Updated 2 months ago
- 🍁🍂🍃 A C# implementation of the 65el02 CPU.☆10Oct 12, 2021Updated 4 years ago
- An unnecessarily tiny and minimal implementation of GPT-2 in NumPy.☆11Feb 12, 2023Updated 3 years ago
- ☆14Feb 23, 2026Updated last week
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆20Nov 9, 2025Updated 3 months ago
- cpufuzz is a dumb, simple and portable CPU fuzzer☆11Jan 27, 2019Updated 7 years ago
- My second attempt at a RISC-V CPU with learnings form my previous attempt.☆10Apr 29, 2024Updated last year
- Open SoC Debug Hardware Reference Implementation☆16Jul 15, 2019Updated 6 years ago
- A tiny 3-stage RISC-V core written in Chisel.☆16Apr 14, 2023Updated 2 years ago
- A tool to run litmus tests on bare-metal hardware☆13Mar 13, 2017Updated 8 years ago
- All the useful tools I have been using while working in data science for remote sensing☆11Nov 27, 2019Updated 6 years ago
- Experiments with Cologne Chip's GateMate FPGA architecture☆17Nov 16, 2023Updated 2 years ago
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- ☆12May 29, 2020Updated 5 years ago
- RISCV lock-step checker based on Spike☆14Feb 20, 2026Updated last week
- Resources from my class on computer architecture design☆10Apr 25, 2018Updated 7 years ago
- MT29F128G based NAND flash controller☆10Jun 17, 2021Updated 4 years ago