lovisXII / RiVer_SoCLinks
Description of a RISC-V architecture based on MIPS 3000
☆13Updated 2 years ago
Alternatives and similar repositories for RiVer_SoC
Users that are interested in RiVer_SoC are comparing it to the libraries listed below
Sorting:
- MathLib DAC 2023 version☆12Updated 2 years ago
- SystemC UVM verification environment with Constraint Randomized stimulus, Coverage, Assertions☆21Updated 9 months ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆46Updated 3 years ago
- Open source ISS and logic RISC-V 32 bit project☆57Updated 3 months ago
- Summer School Week 1 & 2 repo☆11Updated 3 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆66Updated 7 months ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆24Updated last year
- ☆40Updated last year
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- RISC-V Core Local Interrupt Controller (CLINT)☆28Updated 2 months ago
- Reconfigurable Binary Engine☆17Updated 4 years ago
- RISCV model for Verilator/FPGA targets☆53Updated 5 years ago
- Constrained RAndom Verification Enviroment (CRAVE)☆18Updated last year
- ☆13Updated 2 years ago
- The purpose of the repo is to support CORE-V Wally architectural verification☆14Updated 2 weeks ago
- ☆14Updated 5 months ago
- CMake based hardware build system☆31Updated 3 weeks ago
- RISCV core RV32I/E.4 threads in a ring architecture☆32Updated 2 years ago
- 256-bit vector processor based on the RISC-V vector (V) extension☆30Updated 4 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 4 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated 2 months ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆27Updated 3 weeks ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 10 months ago
- RISC-V Virtual Prototype☆44Updated 3 years ago
- RISC-V Nox core☆68Updated last month
- APB UVC ported to Verilator☆11Updated last year
- Complete tutorial code.☆21Updated last year
- Original RISC-V 1.0 implementation. Not supported.☆41Updated 6 years ago
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆32Updated 2 years ago
- Library of open source Process Design Kits (PDKs)☆51Updated last week