hushenwei2000 / rvv-atgView external linksLinks
RISC-V Vector (RVV) Automatic Tests Generator with full instructions coverage, including self-checking test and signature test (RISC-V Compliance test).
☆16Apr 3, 2024Updated last year
Alternatives and similar repositories for rvv-atg
Users that are interested in rvv-atg are comparing it to the libraries listed below
Sorting:
- Unit tests generator for RVV 1.0☆102Nov 11, 2025Updated 3 months ago
- ☆33Nov 4, 2024Updated last year
- Implementation of a RISC-V CPU in Verilog.☆17Mar 2, 2025Updated 11 months ago
- Input / Output Physical Memory Protection Unit for RISC-V☆15Jul 20, 2023Updated 2 years ago
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆39Feb 6, 2024Updated 2 years ago
- A libgloss replacement for RISC-V that supports HTIF☆43May 3, 2024Updated last year
- Original RISC-V 1.0 implementation. Not supported.☆42Oct 4, 2018Updated 7 years ago
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆143Jan 27, 2026Updated 2 weeks ago
- chipyard in mill :P☆77Nov 20, 2023Updated 2 years ago
- ☆19Jul 25, 2018Updated 7 years ago
- TEE hardware - based on the chipyard repository - hardware to accelerate TEE☆24Dec 16, 2022Updated 3 years ago
- Implements kernels with RISC-V Vector☆22Mar 24, 2023Updated 2 years ago
- Parendi: Thousand-way Parallel RTL Simulation on the Graphcore IPU☆25Nov 26, 2025Updated 2 months ago
- RISC-V IOMMU Demo (Linux & Bao)☆24Dec 5, 2023Updated 2 years ago
- ☆52Jan 16, 2025Updated last year
- Open-source RISC-V cryptographic hardware token, RTL repo☆20Nov 9, 2022Updated 3 years ago
- Vector math library using RISC-V vector ISA via C intrinsic☆24Jan 14, 2026Updated last month
- ☆32Apr 7, 2014Updated 11 years ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆33Feb 3, 2026Updated last week
- RISC-V RV64GC emulator designed for RTL co-simulation☆238Nov 20, 2024Updated last year
- Our repository for NSCSCC☆19Feb 22, 2025Updated 11 months ago
- (System)Verilog to Chisel translator☆116May 20, 2022Updated 3 years ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆30Jan 29, 2026Updated 2 weeks ago
- Robotic Application Processor☆24Jan 2, 2022Updated 4 years ago
- ☆363Updated this week
- Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model☆209Feb 8, 2026Updated last week
- TVM for chips base on Xuantie CPU, an open deep learning compiler stack.☆30Updated this week
- Semi-private RTL development upstream of OpenCPI - this is *not* the OpenCPI repo!☆25Oct 19, 2016Updated 9 years ago
- Verilog Code for a JPEG Decoder☆34Mar 7, 2018Updated 7 years ago
- RV64GC Linux Capable RISC-V Core☆52Oct 20, 2025Updated 3 months ago
- Setup scripts and files needed to compile CoreMark on RISC-V☆73Jul 19, 2024Updated last year
- Instruction Set Generator initially contributed by Futurewei☆306Oct 17, 2023Updated 2 years ago
- Tool for the deployment and analysis of TinyML applications on TFLM and MicroTVM backends☆32Updated this week
- RISC-V Security Model☆34Feb 5, 2026Updated last week
- ☆151Oct 6, 2023Updated 2 years ago
- Ril Daemon for cellular module☆10Aug 7, 2022Updated 3 years ago
- MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.☆11Dec 27, 2022Updated 3 years ago
- ☆12Jul 3, 2018Updated 7 years ago
- DKMS package for various Phytium/飞腾 off-tree modules (tested with D2000/8)☆12Sep 30, 2023Updated 2 years ago