dzaima / intrinsics-viewer

Related projects ⓘ

Alternatives and complementary repositories for intrinsics-viewer

• ocxtal / insn_bench_aarch64
  Instruction latency & throughput profiler for AArch64
  ☆32Updated 9 months ago
• InstLatx64 / InstLatX64_Demo
  InstLatX64_Demo
  ☆41Updated 3 months ago
• makslevental / mmlir
  A minimal (really) out-of-tree MLIR example
  ☆34Updated 5 months ago
• kitbarton / LLVMLoopOptTutorial
  Tutorial for LLVM Dev Conference 2019.
  ☆14Updated 5 years ago
• kristerw / smtgcc
  Some experiments with SMT solvers and GIMPLE IR
  ☆66Updated this week
• dougallj / asil
  ☆24Updated 5 months ago
• camel-cdr / rvv-bench
  A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code
  ☆86Updated this week
• cucapra / turnt
  simple snapshot-style integration testing for commands
  ☆66Updated 3 months ago
• ria-jit / ria-jit
  Lightweight and performant dynamic binary translation for RISC–V code on x86–64
  ☆56Updated 3 years ago
• thomwiggers / microbenchmark-aarch64
  Microbenchmarks for Aarch64 (Cortex A53)
  ☆12Updated last year
• revec / VectorBench
  Benchmarks for auto-vectorization and revectorization, including both hand-vectorized and scalar code
  ☆25Updated 5 years ago
• open-s4c / vsyncer
  Verification and optimization tool for concurrent code
  ☆18Updated last week
• riscv / riscv-cfi
  This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …
  ☆85Updated last week
• twest820 / AVX-512
  AVX-512 documentation beyond what Intel provides
  ☆42Updated 10 months ago
• riscv-non-isa / riscv-c-api-doc
  Documentation of the RISC-V C API
  ☆74Updated this week
• blitz / kernel_entry_benchmark
  Microbenchmarks for x86_64 kernel entry methods
  ☆18Updated 2 years ago
• freeCompilerCamp / freecompilercamp.github.io
  The website for freeCompilerCamp's classroom tutorials, using Github Pages.
  ☆32Updated 2 years ago
• michaeljclark / riscv-disassembler
  RISC-V Disassembler with support for RV32/RV64/RV128 IMAFDC
  ☆97Updated 2 years ago
• ychen306 / vegen
  ☆27Updated last year
• zyedidia / lfi
  LFI: Practical, Efficient, and Secure Software-based Sandboxing
  ☆40Updated this week
• nbdd0121 / r2vm
  Rust RISC-V Virtual Machine
  ☆88Updated this week
• ARM-software / asl-interpreter
  Example implementation of Arm's Architecture Specification Language (ASL)
  ☆110Updated 5 years ago
• pydrofoil / pydrofoil
  A fast RISC-V emulator based on the RISC-V Sail model, and an experimental ARM one
  ☆44Updated 3 weeks ago
• CTSRD-CHERI / sail-cheri-riscv
  CHERI-RISC-V model written in Sail
  ☆55Updated last month
• drom / rv
  RISC-V Online Help
  ☆33Updated 9 months ago
• riscvarchive / riscv-code-size-reduction
  ☆150Updated 8 months ago
• mit-pdos / ward
  ☆30Updated 2 years ago
• riscv / riscv-j-extension
  Working Draft of the RISC-V J Extension Specification
  ☆167Updated 3 weeks ago
• compiler-tree-technologies / cil
  Generates CIL MLIR dialect from C/C++ source.
  ☆31Updated 3 years ago
• UoB-HPC / TSVC_2
  Updated C version of the Test Suite for Vectorising Compilers
  ☆50Updated 7 months ago