Alternatives and similar repositories for intrinsics-viewer

Users that are interested in intrinsics-viewer are comparing it to the libraries listed below

• camel-cdr / rvv-bench
  A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code
  ☆120Updated last month
• riscv / riscv-j-extension
  Working Draft of the RISC-V J Extension Specification
  ☆191Updated last week
• dtcxzyw / llvm-ub-aware-interpreter
  UB-aware interpreter for LLVM debugging
  ☆31Updated last week
• dtcxzyw / llvm-opt-benchmark
  An LLVM IR dataset for data-driven compiler optimization research
  ☆61Updated this week
• llvm / eudsl
  Embedded Universal DSL: a good DSL for us, by us
  ☆44Updated this week
• travisdowns / robsize
  ROB size testing utility
  ☆156Updated 3 years ago
• dougallj / asil
  ☆33Updated last year
• preames / public-notes
  A collection of (public) notes on assorted topics
  ☆79Updated last week
• revec / VectorBench
  Benchmarks for auto-vectorization and revectorization, including both hand-vectorized and scalar code
  ☆28Updated 6 years ago
• kitbarton / LLVMLoopOptTutorial
  Tutorial for LLVM Dev Conference 2019.
  ☆15Updated 5 years ago
• ocxtal / insn_bench_aarch64
  Instruction latency & throughput profiler for AArch64
  ☆37Updated this week
• ria-jit / ria-jit
  Lightweight and performant dynamic binary translation for RISC–V code on x86–64
  ☆61Updated 4 years ago
• makslevental / mmlir
  A minimal (really) out-of-tree MLIR example
  ☆44Updated last week
• open-s4c / vsyncer
  Verification and optimization tool for concurrent code
  ☆25Updated 3 weeks ago
• cdl-saarland / rv
  RV: A Unified Region Vectorizer for LLVM
  ☆111Updated 2 months ago
• Lancern / mlir-gccjit
  MLIR dialect for libgccjit
  ☆21Updated 8 months ago
• minotaur-toolkit / minotaur
  A description of Minotaur can be found in https://arxiv.org/abs/2306.00229.
  ☆110Updated last year
• ychen306 / vegen
  ☆30Updated 2 years ago
• ucb-bar / berkeley-testfloat-3
  TestFloat release 3
  ☆64Updated 5 months ago
• brucehoult / rvv_example
  Simple demonstration of using the RISC-V Vector extension
  ☆46Updated last year
• UoB-HPC / TSVC_2
  Updated C version of the Test Suite for Vectorising Compilers
  ☆65Updated last year
• ucb-bar / berkeley-softfloat-3
  SoftFloat release 3
  ☆291Updated 5 months ago
• InstLatx64 / InstLatX64_Demo
  InstLatX64_Demo
  ☆44Updated 2 weeks ago
• riscvarchive / riscv-code-size-reduction
  ☆149Updated last year
• riscv / riscv-cfi
  This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …
  ☆92Updated 3 weeks ago
• intel / thin-layout-optimizer
  ☆58Updated 11 months ago
• kristerw / pysmtgcc
  Some experiments with SMT solvers and GIMPLE IR
  ☆38Updated last year
• pfalcon / ssabook
  Mirror of InriaForge SSABook repository: https://gforge.inria.fr/projects/ssabook/ (was scheduled for retirement at the end of 2020, was …
  ☆142Updated 5 years ago
• mshockwave / SQLGen
  Generate SQL from TableGen code - This is part of the tutorial "How to write a TableGen backend" in 2021 LLVM Developers' Meeting.
  ☆33Updated 2 years ago
• michaeljclark / riscv-disassembler
  RISC-V Disassembler with support for RV32/RV64/RV128 IMAFDC
  ☆99Updated 3 years ago