Alternatives and similar repositories for intrinsics-viewer:

Users that are interested in intrinsics-viewer are comparing it to the libraries listed below

• camel-cdr / rvv-bench
  A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code
  ☆111Updated last month
• dtcxzyw / llvm-ub-aware-interpreter
  UB-aware interpreter for LLVM debugging
  ☆27Updated this week
• dougallj / asil
  ☆29Updated 11 months ago
• riscv / riscv-p-spec
  RISC-V Packed SIMD Extension
  ☆143Updated last year
• brucehoult / rvv_example
  Simple demonstration of using the RISC-V Vector extension
  ☆42Updated last year
• ychen306 / vegen
  ☆29Updated 2 years ago
• riscv-non-isa / riscv-c-api-doc
  Documentation of the RISC-V C API
  ☆76Updated 2 months ago
• riscv / riscv-cfi
  This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …
  ☆87Updated 2 months ago
• ocxtal / insn_bench_aarch64
  Instruction latency & throughput profiler for AArch64
  ☆34Updated last year
• riscv-non-isa / riscv-toolchain-conventions
  Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains
  ☆149Updated 2 weeks ago
• makslevental / mmlir
  A minimal (really) out-of-tree MLIR example
  ☆44Updated this week
• P3109 / Public
  materials available to the public
  ☆25Updated 5 months ago
• kumasento / polymer
  Bridging polyhedral analysis tools to the MLIR framework
  ☆109Updated last year
• kitbarton / LLVMLoopOptTutorial
  Tutorial for LLVM Dev Conference 2019.
  ☆15Updated 5 years ago
• revec / VectorBench
  Benchmarks for auto-vectorization and revectorization, including both hand-vectorized and scalar code
  ☆28Updated 6 years ago
• ChipsandCheese / Microbenchmarks
  Trying to figure various CPU things out
  ☆77Updated last year
• cdl-saarland / rv
  RV: A Unified Region Vectorizer for LLVM
  ☆107Updated 3 months ago
• UoB-HPC / TSVC_2
  Updated C version of the Test Suite for Vectorising Compilers
  ☆59Updated last year
• riscv / riscv-j-extension
  Working Draft of the RISC-V J Extension Specification
  ☆184Updated 2 months ago
• travisdowns / robsize
  ROB size testing utility
  ☆147Updated 3 years ago
• open-s4c / vsyncer
  Verification and optimization tool for concurrent code
  ☆24Updated 2 weeks ago
• jiegec / cpu-micro-benchmarks
  CPU micro benchmarks
  ☆55Updated last week
• riscvarchive / riscv-code-size-reduction
  ☆150Updated last year
• ria-jit / ria-jit
  Lightweight and performant dynamic binary translation for RISC–V code on x86–64
  ☆61Updated 4 years ago
• preames / public-notes
  A collection of (public) notes on assorted topics
  ☆76Updated last month
• dtcxzyw / llvm-opt-benchmark
  An LLVM IR dataset for data-driven compiler optimization research
  ☆41Updated this week
• nbdd0121 / r2vm
  Rust RISC-V Virtual Machine
  ☆97Updated 6 months ago
• jiegec / cpu
  Microarchitecture diagrams of several CPUs
  ☆34Updated last week
• InstLatx64 / InstLatX64_Demo
  InstLatX64_Demo
  ☆43Updated 3 weeks ago
• msyksphinz-self / riscv-isadoc
  ☆35Updated last year