Alternatives and similar repositories for intrinsics-viewer

Users that are interested in intrinsics-viewer are comparing it to the libraries listed below

• travisdowns / robsize
  ROB size testing utility
  ☆157Updated 3 years ago
• riscv / riscv-j-extension
  Working Draft of the RISC-V J Extension Specification
  ☆191Updated last week
• cdl-saarland / rv
  RV: A Unified Region Vectorizer for LLVM
  ☆112Updated 4 months ago
• dtcxzyw / llvm-opt-benchmark
  An LLVM IR dataset for data-driven compiler optimization research
  ☆68Updated this week
• herd / herdtools7
  The Herd toolsuite to deal with .cat memory models (version 7.xx)
  ☆278Updated this week
• open-s4c / vsyncer
  Verification and optimization tool for concurrent code
  ☆25Updated 2 months ago
• camel-cdr / rvv-bench
  A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code
  ☆133Updated 3 weeks ago
• makslevental / mmlir
  A minimal (really) out-of-tree MLIR example
  ☆45Updated 2 months ago
• ucb-bar / berkeley-softfloat-3
  SoftFloat release 3
  ☆302Updated 7 months ago
• andreas-abel / uiCA
  uops.info Code Analyzer
  ☆293Updated last year
• minotaur-toolkit / minotaur
  A description of Minotaur can be found in https://arxiv.org/abs/2306.00229.
  ☆112Updated last month
• riscv-non-isa / riscv-c-api-doc
  Documentation of the RISC-V C API
  ☆77Updated this week
• riscv-non-isa / riscv-toolchain-conventions
  Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains
  ☆152Updated this week
• Lancern / mlir-gccjit
  MLIR dialect for libgccjit
  ☆21Updated 10 months ago
• dtcxzyw / llvm-ub-aware-interpreter
  UB-aware interpreter for LLVM debugging
  ☆31Updated 2 weeks ago
• revec / VectorBench
  Benchmarks for auto-vectorization and revectorization, including both hand-vectorized and scalar code
  ☆30Updated 6 years ago
• pfalcon / ssabook
  Mirror of InriaForge SSABook repository: https://gforge.inria.fr/projects/ssabook/ (was scheduled for retirement at the end of 2020, was …
  ☆144Updated 5 years ago
• ocxtal / insn_bench_aarch64
  Instruction latency & throughput profiler for AArch64
  ☆39Updated 2 months ago
• riscvarchive / riscv-code-size-reduction
  ☆147Updated last year
• dougallj / asil
  ☆33Updated last year
• slothy-optimizer / slothy
  Assembly super-optimization via constraint solving
  ☆223Updated this week
• kristerw / pysmtgcc
  Some experiments with SMT solvers and GIMPLE IR
  ☆39Updated 2 years ago
• brucehoult / rvv_example
  Simple demonstration of using the RISC-V Vector extension
  ☆48Updated last year
• preames / public-notes
  A collection of (public) notes on assorted topics
  ☆79Updated 2 months ago
• ychen306 / vegen
  ☆31Updated 2 years ago
• intel / ittapi
  Intel® Instrumentation and Tracing Technology (ITT) and Just-In-Time (JIT) APIs
  ☆122Updated 2 weeks ago
• P3109 / Public
  materials available to the public
  ☆27Updated 2 months ago
• RRZE-HPC / OSACA
  Open Source Architecture Code Analyzer
  ☆334Updated 2 weeks ago
• mshockwave / SQLGen
  Generate SQL from TableGen code - This is part of the tutorial "How to write a TableGen backend" in 2021 LLVM Developers' Meeting.
  ☆33Updated 2 years ago
• michaeljclark / riscv-disassembler
  RISC-V Disassembler with support for RV32/RV64/RV128 IMAFDC
  ☆101Updated 3 years ago