Alternatives and similar repositories for intrinsics-viewer

Users that are interested in intrinsics-viewer are comparing it to the libraries listed below

• camel-cdr / rvv-bench
  A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code
  ☆117Updated 2 weeks ago
• ocxtal / insn_bench_aarch64
  Instruction latency & throughput profiler for AArch64
  ☆34Updated last year
• UoB-HPC / TSVC_2
  Updated C version of the Test Suite for Vectorising Compilers
  ☆61Updated last year
• ychen306 / vegen
  ☆30Updated 2 years ago
• brucehoult / rvv_example
  Simple demonstration of using the RISC-V Vector extension
  ☆42Updated last year
• dougallj / asil
  ☆31Updated last year
• revec / VectorBench
  Benchmarks for auto-vectorization and revectorization, including both hand-vectorized and scalar code
  ☆28Updated 6 years ago
• kitbarton / LLVMLoopOptTutorial
  Tutorial for LLVM Dev Conference 2019.
  ☆15Updated 5 years ago
• InstLatx64 / InstLatX64_Demo
  InstLatX64_Demo
  ☆43Updated 3 weeks ago
• riscv / riscv-p-spec
  RISC-V Packed SIMD Extension
  ☆148Updated last year
• makslevental / mmlir
  A minimal (really) out-of-tree MLIR example
  ☆44Updated last week
• vortexgpgpu / NVPTX-SPIRV-Translator
  The translator that supports translating NVPTX to SPIR-V. This translator is modified from LLVM-SPIR-V Translator.
  ☆40Updated 3 years ago
• jiegec / cpu-micro-benchmarks
  CPU micro benchmarks
  ☆57Updated last month
• riscv-non-isa / riscv-c-api-doc
  Documentation of the RISC-V C API
  ☆76Updated this week
• riscvarchive / riscv-code-size-reduction
  ☆149Updated last year
• riscv-non-isa / riscv-toolchain-conventions
  Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains
  ☆151Updated 2 weeks ago
• jiegec / cpu
  Microarchitecture diagrams of several CPUs
  ☆37Updated this week
• travisdowns / robsize
  ROB size testing utility
  ☆153Updated 3 years ago
• thomwiggers / microbenchmark-aarch64
  Microbenchmarks for Aarch64 (Cortex A53)
  ☆12Updated 2 years ago
• dtcxzyw / llvm-ub-aware-interpreter
  UB-aware interpreter for LLVM debugging
  ☆29Updated last week
• llvm / eudsl
  Embedded Universal DSL: a good DSL for us, by us
  ☆38Updated this week
• kumasento / polymer
  Bridging polyhedral analysis tools to the MLIR framework
  ☆113Updated last year
• RISCVtestbed / rvv-rollback
  Translate RISC-V Vector Assembly from v1.0 to v0.7
  ☆34Updated 10 months ago
• camel-cdr / rvv-bench-results
  A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code. (Results)
  ☆33Updated 2 weeks ago
• Lancern / mlir-gccjit
  MLIR dialect for libgccjit
  ☆21Updated 6 months ago
• cdl-saarland / rv
  RV: A Unified Region Vectorizer for LLVM
  ☆110Updated 2 weeks ago
• riscv / riscv-j-extension
  Working Draft of the RISC-V J Extension Specification
  ☆187Updated last month
• ChipsandCheese / Microbenchmarks
  Trying to figure various CPU things out
  ☆79Updated last year
• jiegec / unofficial-loongarch-intrinsics-guide
  Unofficial LoongArch Intrinsics Guide
  ☆56Updated 3 weeks ago
• riscv / riscv-cfi
  This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …
  ☆87Updated this week