Alternatives and similar repositories for intrinsics-viewer

Users that are interested in intrinsics-viewer are comparing it to the libraries listed below

• camel-cdr / rvv-bench
  A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code
  ☆136Updated last week
• travisdowns / robsize
  ROB size testing utility
  ☆158Updated 3 years ago
• riscv / riscv-j-extension
  Working Draft of the RISC-V J Extension Specification
  ☆191Updated last month
• dtcxzyw / llvm-ub-aware-interpreter
  UB-aware interpreter for LLVM debugging
  ☆31Updated last month
• ChipsandCheese / Microbenchmarks
  Trying to figure various CPU things out
  ☆90Updated last year
• ocxtal / insn_bench_aarch64
  Instruction latency & throughput profiler for AArch64
  ☆40Updated 3 months ago
• ychen306 / vegen
  ☆31Updated 3 years ago
• InstLatx64 / InstLatX64_Demo
  InstLatX64_Demo
  ☆45Updated last month
• revec / VectorBench
  Benchmarks for auto-vectorization and revectorization, including both hand-vectorized and scalar code
  ☆30Updated 6 years ago
• riscv-non-isa / riscv-c-api-doc
  Documentation of the RISC-V C API
  ☆78Updated last week
• riscvarchive / riscv-code-size-reduction
  ☆147Updated last year
• open-s4c / vsyncer
  Verification and optimization tool for concurrent code
  ☆25Updated 4 months ago
• ucb-bar / berkeley-testfloat-3
  TestFloat release 3
  ☆70Updated 8 months ago
• cdl-saarland / rv
  RV: A Unified Region Vectorizer for LLVM
  ☆112Updated 5 months ago
• brucehoult / rvv_example
  Simple demonstration of using the RISC-V Vector extension
  ☆49Updated last year
• camel-cdr / rvv-bench-results
  A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code. (Results)
  ☆40Updated 2 months ago
• jiegec / cpu
  Microarchitecture diagrams of several CPUs
  ☆44Updated last month
• makslevental / mmlir
  A minimal (really) out-of-tree MLIR example
  ☆45Updated 3 months ago
• nbdd0121 / r2vm
  Rust RISC-V Virtual Machine
  ☆111Updated 3 months ago
• openhwgroup / corev-llvm-project
  ☆18Updated last year
• pydrofoil / pydrofoil
  A fast RISC-V emulator based on the RISC-V Sail model, and an experimental ARM one
  ☆82Updated this week
• afborchert / pointer-chasing
  Utilities to measure read access times of caches, memory, and hardware prefetches for simple and fused operations
  ☆85Updated 2 years ago
• ria-jit / ria-jit
  Lightweight and performant dynamic binary translation for RISC–V code on x86–64
  ☆61Updated 4 years ago
• ucb-bar / berkeley-softfloat-3
  SoftFloat release 3
  ☆310Updated 8 months ago
• riscv / riscv-p-spec
  RISC-V Packed SIMD Extension
  ☆152Updated 3 weeks ago
• Lancern / mlir-gccjit
  MLIR dialect for libgccjit
  ☆22Updated 11 months ago
• minotaur-toolkit / minotaur
  A description of Minotaur can be found in https://arxiv.org/abs/2306.00229.
  ☆117Updated 2 months ago
• uwplse / rake
  compiling DSLs to high-level hardware instructions
  ☆23Updated 3 years ago
• intel / ittapi
  Intel® Instrumentation and Tracing Technology (ITT) and Just-In-Time (JIT) APIs
  ☆124Updated last month
• kitbarton / LLVMLoopOptTutorial
  Tutorial for LLVM Dev Conference 2019.
  ☆15Updated 6 years ago