dzaima / intrinsics-viewerLinks
x86-64, ARM, and RVV intrinsics viewer
☆76Updated last month
Alternatives and similar repositories for intrinsics-viewer
Users that are interested in intrinsics-viewer are comparing it to the libraries listed below
Sorting:
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆138Updated last month
- ROB size testing utility☆158Updated 4 years ago
- UB-aware interpreter for LLVM debugging☆31Updated 3 months ago
- A minimal (really) out-of-tree MLIR example☆46Updated 4 months ago
- Working Draft of the RISC-V J Extension Specification☆191Updated 2 weeks ago
- Embedded Universal DSL: a good DSL for us, by us☆60Updated this week
- Trying to figure various CPU things out☆90Updated 3 weeks ago
- Simple demonstration of using the RISC-V Vector extension☆50Updated last year
- Instruction latency & throughput profiler for AArch64☆40Updated 4 months ago
- ☆31Updated 3 years ago
- TestFloat release 3☆72Updated 10 months ago
- RV: A Unified Region Vectorizer for LLVM☆112Updated 7 months ago
- A description of Minotaur can be found in https://arxiv.org/abs/2306.00229.☆123Updated this week
- MLIR dialect for libgccjit☆22Updated last year
- Generate SQL from TableGen code - This is part of the tutorial "How to write a TableGen backend" in 2021 LLVM Developers' Meeting.☆34Updated 2 years ago
- InstLatX64_Demo☆45Updated 2 months ago
- ☆147Updated last year
- An LLVM IR dataset for data-driven compiler optimization research☆73Updated this week
- CPU micro benchmarks☆73Updated 2 months ago
- materials available to the public☆29Updated this week
- Rust RISC-V Virtual Machine☆112Updated 4 months ago
- Utilities to measure read access times of caches, memory, and hardware prefetches for simple and fused operations☆85Updated 2 years ago
- Verification and optimization tool for concurrent code☆26Updated 5 months ago
- Benchmarks for auto-vectorization and revectorization, including both hand-vectorized and scalar code☆29Updated 6 years ago
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code. (Results)☆42Updated 3 months ago
- The Herd toolsuite to deal with .cat memory models (version 7.xx)☆285Updated this week
- SoftFloat release 3☆315Updated 10 months ago
- uops.info Code Analyzer☆317Updated last year
- simple snapshot-style integration testing for commands☆75Updated 7 months ago
- A fast RISC-V emulator based on the RISC-V Sail model, and an experimental ARM one☆83Updated 3 weeks ago