x86-64, ARM, and RVV intrinsics viewer
☆81Jun 18, 2026Updated last month
Alternatives and similar repositories for intrinsics-viewer
Users that are interested in intrinsics-viewer are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Nuclei AI Library Optimized For RISC-V Vector☆15Oct 15, 2025Updated 9 months ago
- A translator from ARM NEON intrinsics to RISCV-V Extension implementation☆44Apr 25, 2026Updated 3 months ago
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆154Jul 9, 2026Updated 2 weeks ago
- SpacemiT K3 X100 A100 - random snippets from this RISC-V CPU☆23May 18, 2026Updated 2 months ago
- Vector math library using RISC-V vector ISA via C intrinsic☆26Mar 27, 2026Updated 4 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆14Apr 28, 2026Updated 3 months ago
- RiVEC Bencmark Suite☆133Nov 27, 2024Updated last year
- ☆15Dec 9, 2025Updated 7 months ago
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code. (Results)☆49Jul 11, 2026Updated 2 weeks ago
- ☆378Jul 21, 2026Updated last week
- Unit tests generator for RVV 1.0☆115May 25, 2026Updated 2 months ago
- Benchmarks for auto-vectorization and revectorization, including both hand-vectorized and scalar code☆30Feb 15, 2019Updated 7 years ago
- Some knowledge about riscv rvv1.0，include rvv intrinsic examples☆15Dec 30, 2025Updated 6 months ago
- Qemu tracing plugin using SimPoints☆18Sep 12, 2024Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆36Mar 31, 2025Updated last year
- RV64GC Linux Capable RISC-V Core☆67Oct 20, 2025Updated 9 months ago
- Example of RISC-V Vector programming☆31Jul 14, 2026Updated 2 weeks ago
- ☆12Sep 18, 2024Updated last year
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆17Oct 9, 2021Updated 4 years ago
- MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.☆12Dec 27, 2022Updated 3 years ago
- RISC-V Online Help☆36May 27, 2026Updated 2 months ago
- TAIDL: Tensor Accelerator ISA Definition Language☆19Apr 28, 2026Updated 3 months ago
- The working draft to split rocket core out from rocket chip☆14Dec 22, 2023Updated 2 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- vscode support for chez shame☆10Dec 3, 2019Updated 6 years ago
- ☆13May 11, 2026Updated 2 months ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆39Jan 26, 2026Updated 6 months ago
- Tutorial for LLVM Dev Conference 2019.☆15Oct 23, 2019Updated 6 years ago
- ☆27Mar 13, 2025Updated last year
- Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model☆94Jun 19, 2026Updated last month
- ARCHIE is a QEMU-based architecture-independent fault evaluation tool, that is able to simulate transient and permanent instruction and d…☆36Mar 13, 2026Updated 4 months ago
- Fast program tracing and analysis☆17Jul 20, 2026Updated last week
- Example for running IREE in a bare-metal Arm environment.☆43Feb 24, 2026Updated 5 months ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- A translator from Intel SSE intrinsics to RISCV-V Extension implementation☆27Apr 11, 2026Updated 3 months ago
- ☆14Aug 4, 2021Updated 4 years ago
- C++ STL for speed and cryptanalytic application☆11Dec 16, 2025Updated 7 months ago
- A random fuzz generator for the RISC-V vector extension intrinsics☆29Dec 8, 2024Updated last year
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆24Jun 30, 2024Updated 2 years ago
- Exploring the scalable matrix extension of the Apple M4 processor☆235Nov 7, 2024Updated last year
- Repository for the current status of the LESS submission☆12Jul 15, 2026Updated 2 weeks ago