x86-64, ARM, and RVV intrinsics viewer
☆80Sep 10, 2026Updated last month
Alternatives and similar repositories for intrinsics-viewer
Users that are interested in intrinsics-viewer are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Nuclei AI Library Optimized For RISC-V Vector☆16Oct 15, 2025Updated last year
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆155Aug 14, 2026Updated 2 months ago
- SpacemiT K3 X100 A100 - random snippets from this RISC-V CPU☆25Sep 8, 2026Updated last month
- Vector math library using RISC-V vector ISA via C intrinsic☆26Mar 27, 2026Updated 7 months ago
- RiVEC Bencmark Suite☆134Nov 27, 2024Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆382Oct 15, 2026Updated 3 weeks ago
- ☆15Sep 30, 2026Updated last month
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code. (Results)☆51Aug 24, 2026Updated 2 months ago
- Unit tests generator for RVV 1.0☆118May 25, 2026Updated 5 months ago
- AVX512 population count routines☆23Aug 2, 2019Updated 7 years ago
- ☆15Apr 28, 2026Updated 6 months ago
- ☆14Sep 10, 2026Updated last month
- Iodine: Verifying Constant-Time Execution of Hardware☆18Mar 29, 2021Updated 5 years ago
- Example of RISC-V Vector programming☆31Jul 14, 2026Updated 3 months ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- ☆17Oct 28, 2026Updated last week
- Qemu tracing plugin using SimPoints☆18Sep 12, 2024Updated 2 years ago
- Some knowledge about riscv rvv1.0，include rvv intrinsic examples☆18Oct 24, 2026Updated 2 weeks ago
- Interpreter and compiler for the ISA specification language "ISA Specification Language" (ISL)☆44Updated this week
- The working draft to split rocket core out from rocket chip☆14Dec 22, 2023Updated 2 years ago
- vscode support for chez shame☆10Dec 3, 2019Updated 6 years ago
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆17Oct 9, 2021Updated 5 years ago
- RV64GC Linux Capable RISC-V Core☆74Aug 7, 2026Updated 3 months ago
- ☆27Mar 13, 2025Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆40Updated this week
- ☆14Aug 17, 2026Updated 2 months ago
- Tutorial for LLVM Dev Conference 2019.☆15Oct 23, 2019Updated 7 years ago
- ☆17Aug 26, 2025Updated last year
- Interleaving bits from two sources using SIMD instructions.☆14Feb 2, 2018Updated 8 years ago
- A translator from Intel SSE intrinsics to RISCV-V Extension implementation☆27Apr 11, 2026Updated 6 months ago
- C++ STL for speed and cryptanalytic application☆11Oct 30, 2026Updated last week
- benchmarking positional population count☆18Oct 19, 2025Updated last year
- RISC-V Online Help☆36Oct 28, 2026Updated last week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Nuclei RISC-V Linux Software Development Kit☆61Oct 12, 2026Updated 3 weeks ago
- Nuclei Microcontroller Software Interface Standard Development Repo☆94Jun 16, 2026Updated 4 months ago
- A game for 32-bit ARM-based Acorn Archimedes computers, originally released in January 1997 by The Fourth Dimension.☆12Dec 31, 2022Updated 3 years ago
- ARCHIE is a QEMU-based architecture-independent fault evaluation tool, that is able to simulate transient and permanent instruction and d…☆37Mar 13, 2026Updated 7 months ago
- The implementation of the Elevate language☆32Mar 21, 2025Updated last year
- A random fuzz generator for the RISC-V vector extension intrinsics☆29Dec 8, 2024Updated last year
- Implements kernels with RISC-V Vector☆22Mar 24, 2023Updated 3 years ago