Alternatives and similar repositories for intrinsics-viewer

Users that are interested in intrinsics-viewer are comparing it to the libraries listed below

• riscv / riscv-j-extension
  Working Draft of the RISC-V J Extension Specification
  ☆191Updated 2 months ago
• camel-cdr / rvv-bench
  A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code
  ☆137Updated last month
• travisdowns / robsize
  ROB size testing utility
  ☆158Updated 4 years ago
• ocxtal / insn_bench_aarch64
  Instruction latency & throughput profiler for AArch64
  ☆40Updated 4 months ago
• ucb-bar / berkeley-testfloat-3
  TestFloat release 3
  ☆71Updated 9 months ago
• makslevental / mmlir
  A minimal (really) out-of-tree MLIR example
  ☆46Updated 4 months ago
• ChipsandCheese / Microbenchmarks
  Trying to figure various CPU things out
  ☆90Updated this week
• ychen306 / vegen
  ☆31Updated 3 years ago
• IntelLabs / asl-interpreter
  Interpreter and compiler for the ISA specification language "Architecture Specification Language" (ASL)
  ☆25Updated 3 months ago
• riscvarchive / riscv-code-size-reduction
  ☆147Updated last year
• nbdd0121 / r2vm
  Rust RISC-V Virtual Machine
  ☆111Updated 4 months ago
• pydrofoil / pydrofoil
  A fast RISC-V emulator based on the RISC-V Sail model, and an experimental ARM one
  ☆82Updated last week
• dtcxzyw / llvm-ub-aware-interpreter
  UB-aware interpreter for LLVM debugging
  ☆31Updated 2 months ago
• llvm / eudsl
  Embedded Universal DSL: a good DSL for us, by us
  ☆58Updated this week
• pfalcon / ssabook
  Mirror of InriaForge SSABook repository: https://gforge.inria.fr/projects/ssabook/ (was scheduled for retirement at the end of 2020, was …
  ☆148Updated 5 years ago
• riscv / riscv-p-spec
  RISC-V Packed SIMD Extension
  ☆153Updated last month
• brucehoult / rvv_example
  Simple demonstration of using the RISC-V Vector extension
  ☆49Updated last year
• camel-cdr / rvv-bench-results
  A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code. (Results)
  ☆41Updated 2 months ago
• msyksphinz-self / riscv-isadoc
  ☆45Updated 2 months ago
• riscv-non-isa / riscv-c-api-doc
  Documentation of the RISC-V C API
  ☆78Updated last week
• cucapra / turnt
  simple snapshot-style integration testing for commands
  ☆75Updated 6 months ago
• riscv / riscv-cfi
  This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …
  ☆93Updated this week
• open-s4c / vsyncer
  Verification and optimization tool for concurrent code
  ☆26Updated 4 months ago
• preames / public-notes
  A collection of (public) notes on assorted topics
  ☆79Updated 4 months ago
• dtcxzyw / llvm-opt-benchmark
  An LLVM IR dataset for data-driven compiler optimization research
  ☆72Updated this week
• mshockwave / SQLGen
  Generate SQL from TableGen code - This is part of the tutorial "How to write a TableGen backend" in 2021 LLVM Developers' Meeting.
  ☆34Updated 2 years ago
• mwillsey / cs265
  Website for CS 265
  ☆32Updated 11 months ago
• uwplse / rake
  compiling DSLs to high-level hardware instructions
  ☆23Updated 3 years ago
• minotaur-toolkit / minotaur
  A description of Minotaur can be found in https://arxiv.org/abs/2306.00229.
  ☆119Updated 3 months ago
• riscv-software-src / riscv-unified-db
  Monorepo containing a machine-readable database of the RISC-V specification and artifact generation tools
  ☆122Updated last week