pattonkan / sse2rvv
A translator from Intel SSE intrinsics to RISCV-V Extension implementation
☆17Updated 6 months ago
Alternatives and similar repositories for sse2rvv:
Users that are interested in sse2rvv are comparing it to the libraries listed below
- XuanTie vendor extension Instruction Set spec☆34Updated last month
- Simple demonstration of using the RISC-V Vector extension☆40Updated 10 months ago
- A translator from ARM NEON intrinsics to RISCV-V Extension implementation☆28Updated 6 months ago
- Translate RISC-V Vector Assembly from v1.0 to v0.7☆28Updated 6 months ago
- ☆11Updated this week
- Main Repo for the OpenHW Group Software Task Group☆16Updated last week
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code. (Results)☆29Updated 3 months ago
- Yet another Linux Distro for RISC-V!☆60Updated 3 weeks ago
- ☆19Updated last year
- Assemble 128-bit RISC-V☆45Updated last year
- Documentation of the RISC-V C API☆75Updated last week
- Weekly update for SG2042 ecosystem. RISC-V is inevitable!☆22Updated this week
- Batched random number generation☆16Updated 2 months ago
- ZFP Hardware Implementation☆13Updated 2 years ago
- Port of original MemTest86+ v5.1 to other architectures (RISC-V for now)☆15Updated 5 years ago
- A concurrent library based on cooperative scheduling of user-level threads(fibers) implemented in C++☆27Updated 2 years ago
- ☆60Updated 3 years ago
- RISC-V Online Help☆33Updated last month
- Yocto project for Xuantie RISC-V CPU☆38Updated 2 months ago
- A tiny RISC-V instruction decoder and instruction set simulator☆18Updated 8 months ago
- Support for ternary logic in SSE, XOP, AVX2 and x86 programs☆31Updated 2 months ago
- A User Space Threading Library☆18Updated 9 months ago
- Accelerating the regular expression matching on FPGA for applications in Networking and Bioinformatics.☆11Updated 7 years ago
- AVX-512 documentation beyond what Intel provides☆47Updated last year
- a copy of m^2 's fsbench (https://chiselapp.com/user/Justin_be_my_guide/repository/fsbench/) with the latest density updates☆13Updated 5 years ago
- SIMD-accelerated UTF-8 to UTF-32 conversion☆11Updated 6 years ago
- buildroot fork☆36Updated last week
- A C/C++ header file that converts Intel SSE intrinsics to MIPS/MIPS64 MSA intrinsics.☆10Updated 3 years ago
- InstLatX64_Demo☆42Updated last week
- ☆55Updated 5 months ago