pattonkan / sse2rvvLinks
A translator from Intel SSE intrinsics to RISCV-V Extension implementation
☆19Updated 10 months ago
Alternatives and similar repositories for sse2rvv
Users that are interested in sse2rvv are comparing it to the libraries listed below
Sorting:
- a clone of POCL that includes RISC-V newlib devices support and Vortex☆42Updated 3 months ago
- ZFP Hardware Implementation☆13Updated 2 years ago
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code. (Results)☆33Updated last week
- Simple demonstration of using the RISC-V Vector extension☆46Updated last year
- Port of original MemTest86+ v5.1 to other architectures (RISC-V for now)☆16Updated 5 years ago
- ☆58Updated last month
- A translator from ARM NEON intrinsics to RISCV-V Extension implementation☆34Updated 10 months ago
- XuanTie vendor extension Instruction Set spec☆39Updated last month
- Documentation of the RISC-V C API☆76Updated last week
- doppioDB - A hardware accelerated database☆49Updated 8 years ago
- Translate RISC-V Vector Assembly from v1.0 to v0.7☆34Updated 10 months ago
- AVX-512 documentation beyond what Intel provides☆53Updated last year
- SIMD-accelerated UTF-8 to UTF-32 conversion☆11Updated 6 years ago
- ☆11Updated last week
- Support for ternary logic in SSE, XOP, AVX2 and x86 programs☆31Updated 6 months ago
- The translator that supports translating NVPTX to SPIR-V. This translator is modified from LLVM-SPIR-V Translator.☆40Updated 3 years ago
- Intrusive data structures and asynchronous IO library☆20Updated 5 years ago
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆118Updated last week
- PROGRESS64 is a C library of scalable functions for concurrent programs, primarily focused on networking applications.☆92Updated 3 months ago
- ☆35Updated this week
- Baremetal softwares for TrivialMIPS platform☆11Updated 5 years ago
- RISC-V Online Help☆33Updated 4 months ago
- Accelerating a Classic 3D Video Game (The DOOM) on Heterogeneous Reconfigurable MPSoCs☆18Updated 5 years ago
- C++ template library for floating point operations☆29Updated last week
- ☆13Updated 3 weeks ago
- Assemble 128-bit RISC-V☆45Updated last year
- SIMDized check which bytes are in a set☆28Updated 6 years ago
- Main Repo for the OpenHW Group Software Task Group☆17Updated 4 months ago
- Videocore Backend for llvm☆22Updated 10 years ago
- RISC-V Disassembler with support for RV32/RV64/RV128 IMAFDC☆100Updated 2 years ago