pattonkan / sse2rvv
A translator from Intel SSE intrinsics to RISCV-V Extension implementation
☆17Updated 2 months ago
Related projects ⓘ
Alternatives and complementary repositories for sse2rvv
- Simple demonstration of using the RISC-V Vector extension☆37Updated 7 months ago
- A translator from ARM NEON intrinsics to RISCV-V Extension implementation☆23Updated 2 months ago
- RISC-V Disassembler with support for RV32/RV64/RV128 IMAFDC☆97Updated 2 years ago
- Port of original MemTest86+ v5.1 to other architectures (RISC-V for now)☆15Updated 4 years ago
- XuanTie vendor extension Instruction Set spec☆30Updated 2 months ago
- Port of EDK2 implementation of UEFI to RISC-V. See documentation at:☆18Updated 3 years ago
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code. (Results)☆26Updated this week
- Quite OK image compression Verilog implementation☆15Updated 5 months ago
- ZFP Hardware Implementation☆13Updated last year
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆88Updated last week
- FastAC - Amir Said's Arithmetic and Huffman coding library, example code, and documentation☆28Updated 2 years ago
- Standalone C compiler for RISC-V and ARM☆74Updated 6 months ago
- InstLatX64_Demo☆41Updated 2 weeks ago
- a clone of POCL that includes RISC-V newlib devices support and Vortex☆37Updated 5 months ago
- Assemble 128-bit RISC-V☆44Updated 10 months ago
- The Boot and Runtime Services (BRS) specification provides the software requirements for system vendors and Operating System Vendors (OSV…☆41Updated this week
- Translate RISC-V Vector Assembly from v1.0 to v0.7☆26Updated 3 months ago
- Yet another Linux Distro for RISC-V!☆52Updated last week
- A simple serial console utility☆15Updated last year
- Fast CRC32 implementations☆56Updated 10 months ago
- Main Repo for the OpenHW Group Software Task Group☆15Updated last week
- Verilog implementation of RISC-V: RV32IAC plus much of B. 32-bit or 16-bit bus.☆17Updated 3 years ago
- Wrappers for open source FPU hardware implementations.☆31Updated 7 months ago
- GDB Server for interacting with RISC-V models, boards and FPGAs☆20Updated 5 years ago
- AVX-512 documentation beyond what Intel provides☆42Updated 11 months ago
- RISC-V Online Assembler using Emscripten, Gnu Binutils☆43Updated last year
- a copy of m^2 's fsbench (https://chiselapp.com/user/Justin_be_my_guide/repository/fsbench/) with the latest density updates☆12Updated 4 years ago
- ☆54Updated this week
- The A2I core was used as the general purpose processor for BlueGene/Q, the successor to BlueGene/L and BlueGene/P supercomputers☆40Updated 2 years ago
- ☆18Updated 3 years ago