pattonkan / sse2rvv
A translator from Intel SSE intrinsics to RISCV-V Extension implementation
☆18Updated 8 months ago
Alternatives and similar repositories for sse2rvv
Users that are interested in sse2rvv are comparing it to the libraries listed below
Sorting:
- Simple demonstration of using the RISC-V Vector extension☆42Updated last year
- Translate RISC-V Vector Assembly from v1.0 to v0.7☆33Updated 8 months ago
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code. (Results)☆31Updated this week
- XuanTie vendor extension Instruction Set spec☆36Updated 3 months ago
- A translator from ARM NEON intrinsics to RISCV-V Extension implementation☆32Updated 8 months ago
- Main Repo for the OpenHW Group Software Task Group☆17Updated 2 months ago
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆112Updated last week
- Verilog code of Loongson's GS132 core☆12Updated 5 years ago
- Port of EDK2 implementation of UEFI to RISC-V. See documentation at:☆18Updated 3 years ago
- a clone of POCL that includes RISC-V newlib devices support and Vortex☆42Updated last month
- Documentation of the RISC-V C API☆76Updated last week
- ☆34Updated 2 weeks ago
- RISC-V Online Help☆33Updated 2 months ago
- A tiny RISC-V instruction decoder and instruction set simulator☆19Updated 11 months ago
- PROGRESS64 is a C library of scalable functions for concurrent programs, primarily focused on networking applications.☆92Updated last month
- Port of original MemTest86+ v5.1 to other architectures (RISC-V for now)☆15Updated 5 years ago
- Unofficial LoongArch Intrinsics Guide☆53Updated last month
- Verilog implementation of RISC-V: RV32IAC plus much of B. 32-bit or 16-bit bus.☆18Updated 3 years ago
- ☆11Updated 4 years ago
- ☆56Updated last month
- RISC-V Core Local Interrupt Controller (CLINT)☆26Updated last year
- Information about AVX-512 support on recent Intel processors☆45Updated 3 years ago
- The translator that supports translating NVPTX to SPIR-V. This translator is modified from LLVM-SPIR-V Translator.☆39Updated 3 years ago
- Yet another Linux Distro for RISC-V!☆64Updated 2 weeks ago
- ZFP Hardware Implementation☆13Updated 2 years ago
- The ISA specification for the ZiCondOps extension.☆19Updated last year
- A powerful and modern open-source architecture description language.☆42Updated 7 years ago
- Accelerating a Classic 3D Video Game (The DOOM) on Heterogeneous Reconfigurable MPSoCs☆17Updated 4 years ago
- Weekly update for SG2042 ecosystem. RISC-V is inevitable!☆22Updated last week
- Chisel RISC-V Vector 1.0 Implementation☆97Updated last week