Alternatives and similar repositories for sse2rvv:

Users that are interested in sse2rvv are comparing it to the libraries listed below

• brucehoult / rvv_example
  Simple demonstration of using the RISC-V Vector extension
  ☆38Updated 9 months ago
• XUANTIE-RV / thead-extension-spec
  XuanTie vendor extension Instruction Set spec
  ☆33Updated last month
• atrosinenko / memtest86-plus-riscv
  Port of original MemTest86+ v5.1 to other architectures (RISC-V for now)
  ☆15Updated 4 years ago
• riscvarchive / riscv-edk2-platforms
  Port of EDK2 implementation of UEFI to RISC-V. See documentation at:
  ☆18Updated 3 years ago
• openhwgroup / core-v-sw
  Main Repo for the OpenHW Group Software Task Group
  ☆15Updated this week
• fwsGonzo / bigassm
  Assemble 128-bit RISC-V
  ☆45Updated last year
• ultraembedded / riscv-linux-boot
  Trivial RISC-V Linux binary bootloader
  ☆46Updated 3 years ago
• sifive / freedom-devicetree-tools
  A linker script generator for SiFive's Freedom platform
  ☆31Updated 3 years ago
• RISCVtestbed / rvv-rollback
  Translate RISC-V Vector Assembly from v1.0 to v0.7
  ☆28Updated 4 months ago
• riscv-non-isa / riscv-c-api-doc
  Documentation of the RISC-V C API
  ☆74Updated this week
• howjmay / neon2rvv
  A translator from ARM NEON intrinsics to RISCV-V Extension implementation
  ☆27Updated 4 months ago
• sysprog21 / neocon
  A simple serial console utility
  ☆15Updated last year
• revyos / revyos
  Yet another Linux Distro for RISC-V!
  ☆57Updated this week
• drom / rv
  RISC-V Online Help
  ☆33Updated last year
• camel-cdr / rvv-bench-results
  A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code. (Results)
  ☆27Updated last month
• sysprog21 / fiber
  A User Space Threading Library
  ☆18Updated 8 months ago
• dzaima / intrinsics-viewer
  x86-64, ARM, and RVV intrinsics viewer
  ☆36Updated 3 weeks ago
• vortexgpgpu / pocl
  a clone of POCL that includes RISC-V newlib devices support and Vortex
  ☆37Updated 7 months ago
• montedalrymple / yrv
  Verilog implementation of RISC-V: RV32IAC plus much of B. 32-bit or 16-bit bus.
  ☆17Updated 3 years ago
• riscv-non-isa / riscv-uefi
  ☆28Updated 2 years ago
• riscv-non-isa / riscv-device-tree-doc
  RISC-V Specific Device Tree Documentation
  ☆42Updated 6 months ago
• popovicu / linux-no-mmu-userspace-example
  ☆39Updated last year
• damien-lemoal / buildroot
  buildroot fork
  ☆35Updated 3 weeks ago
• ThePhD / future_cxx
  Work done today for the glory of tomorrow - or, C and C++ systems programming papers.
  ☆52Updated 2 weeks ago
• KWillets / fastdecode-utf-8
  SIMD-accelerated UTF-8 to UTF-32 conversion
  ☆11Updated 6 years ago
• riscv-non-isa / riscv-brs
  The Boot and Runtime Services (BRS) specification provides the software requirements for system vendors and Operating System Vendors (OSV…
  ☆45Updated this week
• LLNL / zhw
  ZFP Hardware Implementation
  ☆13Updated 2 years ago
• stnolting / neorv32-riscof
  ✔️Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.
  ☆30Updated this week
• tommythorn / yari
  YARI is a high performance open source FPGA soft-core RISC implementation, binary compatible with MIPS I. The distribution package includ…
  ☆44Updated last month
• riscvarchive / riscv-zicond
  The ISA specification for the ZiCondOps extension.
  ☆19Updated 9 months ago