Alternatives and similar repositories for sse2rvv

Users that are interested in sse2rvv are comparing it to the libraries listed below

• ChipsandCheese / Microbenchmarks
  Trying to figure various CPU things out
  ☆90Updated 2 weeks ago
• clamchowder / Microbenchmarks
  Trying to figure various CPU things out
  ☆153Updated 2 weeks ago
• camel-cdr / rvv-bench
  A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code
  ☆137Updated last month
• Veedrac / microarchitecturometer
  Measures microarchitectural details such as ROB size. Like https://github.com/travisdowns/robsize but without runtime code generation, wh…
  ☆132Updated 4 years ago
• travisdowns / robsize
  ROB size testing utility
  ☆158Updated 4 years ago
• ucb-bar / berkeley-softfloat-3
  SoftFloat release 3
  ☆315Updated 9 months ago
• riscv-non-isa / riscv-c-api-doc
  Documentation of the RISC-V C API
  ☆78Updated this week
• vortexgpgpu / NVPTX-SPIRV-Translator
  The translator that supports translating NVPTX to SPIR-V. This translator is modified from LLVM-SPIR-V Translator.
  ☆44Updated 4 years ago
• RISCVtestbed / rvv-rollback
  Translate RISC-V Vector Assembly from v1.0 to v0.7
  ☆33Updated last year
• dzaima / intrinsics-viewer
  x86-64, ARM, and RVV intrinsics viewer
  ☆76Updated last month
• ChipsandCheese / MemoryLatencyTest
  A cross-platform (Windows and Linux) CPU memory latency benchmark.
  ☆55Updated 4 years ago
• ucb-bar / saturn-vectors
  Chisel RISC-V Vector 1.0 Implementation
  ☆124Updated 2 months ago
• jiegec / unofficial-loongarch-intrinsics-guide
  Unofficial LoongArch Intrinsics Guide
  ☆65Updated last week
• howjmay / neon2rvv
  A translator from ARM NEON intrinsics to RISCV-V Extension implementation
  ☆41Updated 4 months ago
• michaeljclark / riscv-disassembler
  RISC-V Disassembler with support for RV32/RV64/RV128 IMAFDC
  ☆101Updated 3 years ago
• ssvb / tinymembench
  Simple benchmark for memory throughput and latency
  ☆404Updated 2 years ago
• openpower-cores / a2o
  ☆142Updated 3 years ago
• brucehoult / rvv_example
  Simple demonstration of using the RISC-V Vector extension
  ☆50Updated last year
• grantae / OpenMIPS
  A full implementation of the MIPS32 Release 1 ISA, including virtual memory, TLB, instruction and data caches, interrupts and exceptions,…
  ☆83Updated 6 years ago
• ChipsandCheese / CnC-Tools
  The future home for CnC Tests and Framework Libaries
  ☆57Updated 5 months ago
• SunsetQuest / CudaPAD
  CudaPAD is a PTX/SASS viewer for NVIDIA Cuda kernels and provides an on-the-fly view of the assembly.
  ☆126Updated 2 years ago
• riscv / riscv-p-spec
  RISC-V Packed SIMD Extension
  ☆154Updated last month
• intel / thin-layout-optimizer
  ☆57Updated 3 months ago
• rigtorp / c2clat
  A tool to measure CPU core to core latency
  ☆190Updated 2 years ago
• UoB-HPC / SimEng
  The University of Bristol HPC Simulation Engine
  ☆103Updated 4 months ago
• chipsalliance / riscv-vector-tests
  Unit tests generator for RVV 1.0
  ☆98Updated last month
• camel-cdr / rvv-bench-results
  A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code. (Results)
  ☆42Updated 3 months ago
• jiegec / cpu-micro-benchmarks
  CPU micro benchmarks
  ☆73Updated 2 months ago
• bucaps / marss-riscv
  TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems
  ☆162Updated 3 years ago
• srokicki / HybridDBT
  ☆33Updated 5 years ago