Alternatives and similar repositories for riscv-arch-test

Users that are interested in riscv-arch-test are comparing it to the libraries listed below

• riscv-software-src / riscv-tests

  View on GitHub
  ☆1,119Jan 22, 2026Updated 3 weeks ago
• riscv / sail-riscv

  View on GitHub
  Sail RISC-V model
  ☆667Updated this week
• chipsalliance / riscv-dv

  View on GitHub
  Random instruction generator for RISC-V processor verification
  ☆1,252Oct 1, 2025Updated 4 months ago
• riscv / riscv-debug-spec

  View on GitHub
  Working Draft of the RISC-V Debug Specification Standard
  ☆504Feb 5, 2026Updated last week
• SymbioticEDA / riscv-formal

  View on GitHub
  RISC-V Formal Verification Framework
  ☆624Apr 6, 2022Updated 3 years ago
• riscv-software-src / riscof

  View on GitHub
  ☆103Aug 29, 2025Updated 5 months ago
• riscv / riscv-opcodes

  View on GitHub
  RISC-V Opcodes
  ☆836Updated this week
• openhwgroup / core-v-verif

  View on GitHub
  Functional verification project for the CORE-V family of RISC-V cores.
  ☆656Updated this week
• riscv-non-isa / riscv-trace-spec

  View on GitHub
  RISC-V Processor Trace Specification
  ☆207Feb 9, 2026Updated last week
• riscv-ovpsim / imperas-riscv-tests

  View on GitHub
  ☆194Dec 14, 2023Updated 2 years ago
• riscv-software-src / riscv-isa-sim

  View on GitHub
  Spike, a RISC-V ISA Simulator
  ☆3,020Updated this week
• openhwgroup / cva6

  View on GitHub
  The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…
  ☆2,797Feb 10, 2026Updated last week
• chipsalliance / dromajo

  View on GitHub
  RISC-V RV64GC emulator designed for RTL co-simulation
  ☆238Nov 20, 2024Updated last year
• openhwgroup / force-riscv

  View on GitHub
  Instruction Set Generator initially contributed by Futurewei
  ☆306Oct 17, 2023Updated 2 years ago
• riscvarchive / riscv-code-size-reduction

  View on GitHub
  ☆148Feb 29, 2024Updated last year
• openhwgroup / cv32e40p

  View on GitHub
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆1,183May 26, 2025Updated 8 months ago
• riscv-software-src / riscv-pk

  View on GitHub
  RISC-V Proxy Kernel
  ☆688Oct 2, 2025Updated 4 months ago
• ucb-bar / riscv-torture

  View on GitHub
  RISC-V Torture Test
  ☆213Jul 11, 2024Updated last year
• lowRISC / ibex

  View on GitHub
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,764Updated this week
• riscv / riscv-bitmanip

  View on GitHub
  Working draft of the proposed RISC-V Bitmanipulation extension
  ☆216Mar 20, 2024Updated last year
• riscv / riscv-fast-interrupt

  View on GitHub
  Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)
  ☆286Feb 9, 2026Updated last week
• riscvarchive / riscv-CMOs

  View on GitHub
  ☆89Aug 26, 2025Updated 5 months ago
• riscv / riscv-crypto

  View on GitHub
  RISC-V cryptography extensions standardisation work.
  ☆403Mar 8, 2024Updated last year
• riscv / riscv-test-env

  View on GitHub
  ☆51Jan 9, 2026Updated last month
• chipsalliance / VeeR-ISS

  View on GitHub
  ☆151Oct 6, 2023Updated 2 years ago
• riscv-software-src / riscv-isac

  View on GitHub
  ☆33Nov 4, 2024Updated last year
• openhwgroup / programs

  View on GitHub
  Documentation for the OpenHW Group's set of CORE-V RISC-V cores
  ☆223Jan 11, 2026Updated last month
• ultraembedded / biriscv

  View on GitHub
  32-bit Superscalar RISC-V CPU
  ☆1,178Sep 18, 2021Updated 4 years ago
• riscv-software-src / riscv-ctg

  View on GitHub
  ☆41Nov 4, 2024Updated last year
• openhwgroup / cv32e40s

  View on GitHub
  4 stage, in-order, secure RISC-V core based on the CV32E40P
  ☆155Oct 31, 2024Updated last year
• riscv-collab / riscv-gnu-toolchain

  View on GitHub
  GNU toolchain for RISC-V, including GCC
  ☆4,364Updated this week
• riscv-non-isa / riscv-asm-manual

  View on GitHub
  RISC-V Assembly Programmer's Manual
  ☆1,606Feb 10, 2026Updated last week
• openhwgroup / cvfpu

  View on GitHub
  Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
  ☆569Oct 21, 2025Updated 3 months ago
• riscv-boom / riscv-boom

  View on GitHub
  SonicBOOM: The Berkeley Out-of-Order Machine
  ☆2,072Feb 5, 2026Updated last week
• riscv / riscv-isa-manual

  View on GitHub
  RISC-V Instruction Set Manual
  ☆4,496Updated this week
• riscv-verification / RVVI

  View on GitHub
  RISC-V Verification Interface
  ☆141Jan 28, 2026Updated 2 weeks ago
• riscv-software-src / riscv-config

  View on GitHub
  RISC-V Configuration Validator
  ☆81Mar 28, 2025Updated 10 months ago
• olofk / serv

  View on GitHub
  SERV - The SErial RISC-V CPU
  ☆1,751Updated this week
• ucb-bar / chipyard

  View on GitHub
  An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
  ☆2,138Updated this week