FelipeFFerreira / ITA-CORESLinks
RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32
☆45Updated last year
Alternatives and similar repositories for ITA-CORES
Users that are interested in ITA-CORES are comparing it to the libraries listed below
Sorting:
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆89Updated this week
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆17Updated 2 months ago
- RISC-V Nox core☆62Updated 2 months ago
- ☆59Updated 3 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆93Updated 9 months ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- A pipelined RISC-V processor☆57Updated last year
- Open source ISS and logic RISC-V 32 bit project☆53Updated this week
- ☆35Updated 6 months ago
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 6 months ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆63Updated last week
- Wishbone interconnect utilities☆41Updated 3 months ago
- The CORE-V CVE2 is a small 32 bit RISC-V CPU core (RV32IMC/EMC) with a two stage pipeline, based on the original zero-riscy work from ETH…☆43Updated last month
- FPGA based microcomputer sandbox for software and RTL experimentation☆57Updated this week
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆38Updated 3 weeks ago
- ☆41Updated 3 years ago
- The Open Source Hardware Accelerator for Efficient Neural Network Inference☆46Updated this week
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆26Updated 3 months ago
- End-to-End Open-Source I2C GPIO Expander☆31Updated 2 months ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆51Updated last week
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆78Updated last year
- A collection of debugging busses developed and presented at zipcpu.com☆41Updated last year
- Drawio => VHDL and Verilog☆55Updated last year
- An open-source HDL register code generator fast enough to run in real time.☆68Updated this week
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆97Updated 2 weeks ago
- Bitstream relocation and manipulation tool.☆46Updated 2 years ago
- Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.☆8Updated last year
- Open source designs developed with IHP 130nm BiCMOS Open Source PDK. Documentation at https://ihp-open-ip.readthedocs.io/en/latest/☆51Updated last month
- IEEE 754 single precision floating point library in systemverilog and vhdl☆29Updated 5 months ago
- A Risc-V SoC for Tiny Tapeout☆18Updated 2 months ago