RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32
☆56Nov 16, 2023Updated 2 years ago
Alternatives and similar repositories for ITA-CORES
Users that are interested in ITA-CORES are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RISC-V Playground on Nandland Go☆16Mar 2, 2023Updated 3 years ago
- A Video/Camera image (over VGA) to oscilloscope X/Y mode streaming tool☆20Jan 30, 2025Updated last year
- Logarithmic DAC for AY8913 and SN76489 programmable sound generators (Done as part of Zero To ASIC Analog course)☆11Jun 1, 2024Updated last year
- HF-RISC SoC☆39Mar 22, 2026Updated 3 weeks ago
- A simple Makefile based project for WCH's CHV32V range of RISCV uControllers☆14Jun 22, 2025Updated 9 months ago
- Serverless GPU API endpoints on Runpod - Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆114Apr 10, 2026Updated last week
- A Risc-V SoC for Tiny Tapeout☆52Dec 2, 2025Updated 4 months ago
- Tiny programs from various sources, for testing softcores☆140Aug 14, 2025Updated 8 months ago
- 55nm CMOS Open Source PDK by ICsprout Integrated Circuit Co., Ltd.☆194Apr 9, 2026Updated last week
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆20Nov 9, 2025Updated 5 months ago
- A catalog of my old-school GFX effects☆44Jan 30, 2024Updated 2 years ago
- RISC-V Nox core☆72Jul 22, 2025Updated 8 months ago
- A Versa Board implementation using the AutoFPGA/ZipCPU infrastructure☆17Nov 19, 2019Updated 6 years ago
- Implementation of a RISC-V CPU in Verilog.☆17Mar 2, 2025Updated last year
- Wordpress hosting with auto-scaling - Free Trial • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Bare-metal programming on RP2350 dual-core ARM Cortex-m33/RISC-V Hazard3 (non-SDK)☆21May 16, 2025Updated 11 months ago
- RiscV based SOC with 2D and 3D graphics acceleration for Tang Nano 20K☆43Apr 11, 2024Updated 2 years ago
- Verilog hardware abstraction library☆50Apr 1, 2026Updated 2 weeks ago
- Tiny raytracer with stochastic sampling and thin lens model☆18Aug 8, 2021Updated 4 years ago
- RISC-V microcontroller IP core for embedded, FPGA and ASIC applications☆194Updated this week
- Playground for VGA projects on Tiny Tapeout☆72Apr 4, 2026Updated 2 weeks ago
- VS Code extension for SystemVerilog design navigation and RTL tracing. Seamlessly integrates with waveform viewer for post-simulation deb…☆37Nov 6, 2025Updated 5 months ago
- Bluespec H.264 Decoder☆12Jul 17, 2014Updated 11 years ago
- Template Verilator project for beginners☆13Feb 2, 2023Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆10Jun 9, 2022Updated 3 years ago
- Easy-to-use JTAG TAP and Debug Controller core written in Verilog☆35Nov 26, 2018Updated 7 years ago
- MangoPI MQ-Quad board Linux (Allwinner H616)☆12Apr 6, 2023Updated 3 years ago
- Library of open source PDKs☆72Updated this week
- Various utilities for working with FPGAs☆13Mar 30, 2016Updated 10 years ago
- To design test bench of the APB protocol☆19Dec 30, 2020Updated 5 years ago
- Episode I - RISCV CPU implementation tutorial for Cologne Chip Gatemate E1, adopted from https://github.com/BrunoLevy/learn-fpga☆17Apr 7, 2026Updated last week
- Website for the OpenROAD tutorial held at the MICRO 2022 conference☆36Oct 6, 2022Updated 3 years ago
- An example model of a Network Processing Unit using the PFPSim framework.☆13Aug 23, 2016Updated 9 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- ☆13Dec 1, 2024Updated last year
- Experiments with Cologne Chip's GateMate FPGA architecture☆18Nov 16, 2023Updated 2 years ago
- A Verilog based 5-stage fully functional pipelined RISC-V Processor code.☆66May 8, 2021Updated 4 years ago
- RISC-V RV32I CPU core☆35Mar 3, 2023Updated 3 years ago
- Synthesizable temperature sensor for Tiny Tapeout 03, developed by IIC@JKU.☆22Jan 1, 2024Updated 2 years ago
- Bare metal programming on the EBAZ4205 board with Zynq XC7Z010 SoC☆22Dec 10, 2024Updated last year
- SKY130 SRAM macros generated by SRAM 22☆21Aug 19, 2025Updated 7 months ago