FelipeFFerreira / ITA-CORESLinks
RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32
☆50Updated last year
Alternatives and similar repositories for ITA-CORES
Users that are interested in ITA-CORES are comparing it to the libraries listed below
Sorting:
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆95Updated last week
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆106Updated last month
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆57Updated 3 weeks ago
- RISC-V Nox core☆68Updated 2 months ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆73Updated last month
- Open source ISS and logic RISC-V 32 bit project☆58Updated last week
- A Risc-V SoC for Tiny Tapeout☆37Updated this week
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆119Updated 2 years ago
- The CORE-V CVE2 is a small 32 bit RISC-V CPU core (RV32IMC/EMC) with a two stage pipeline, based on the original zero-riscy work from ETH…☆48Updated 2 weeks ago
- ☆61Updated 4 years ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆51Updated 11 months ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆121Updated 2 months ago
- FPGA based microcomputer sandbox for software and RTL experimentation☆67Updated this week
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆80Updated last year
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆18Updated 6 months ago
- Flip flop setup, hold & metastability explorer tool☆50Updated 2 years ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆90Updated 3 months ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- ☆70Updated last year
- HF-RISC SoC☆38Updated 2 weeks ago
- A pipelined RISC-V processor☆61Updated last year
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆140Updated last month
- Wishbone interconnect utilities☆41Updated 7 months ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆116Updated this week
- ☆36Updated 10 months ago
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 10 months ago
- SAR ADC on tiny tapeout☆42Updated 8 months ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆36Updated last week
- Minimal DVI / HDMI Framebuffer☆82Updated 5 years ago
- The Open Source Hardware Accelerator for Efficient Neural Network Inference☆47Updated this week