FelipeFFerreira / ITA-CORESLinks
RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32
☆52Updated last year
Alternatives and similar repositories for ITA-CORES
Users that are interested in ITA-CORES are comparing it to the libraries listed below
Sorting:
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆99Updated this week
- RISC-V Nox core☆68Updated 3 months ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆107Updated last month
- Open source ISS and logic RISC-V 32 bit project☆61Updated last week
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆61Updated last month
- ☆60Updated 4 years ago
- Minimal DVI / HDMI Framebuffer☆82Updated 5 years ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆79Updated last week
- Wishbone interconnect utilities☆42Updated 8 months ago
- The CORE-V CVE2 is a small 32 bit RISC-V CPU core (RV32IMC/EMC) with a two stage pipeline, based on the original zero-riscy work from ETH…☆48Updated 3 weeks ago
- A Risc-V SoC for Tiny Tapeout☆40Updated 3 weeks ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆50Updated last year
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆121Updated 3 months ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆145Updated 3 weeks ago
- FPGA based microcomputer sandbox for software and RTL experimentation☆67Updated last week
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆81Updated last year
- HF-RISC SoC☆39Updated this week
- The Open Source Hardware Accelerator for Efficient Neural Network Inference☆48Updated this week
- Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments☆67Updated 3 weeks ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆74Updated 2 years ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆113Updated last year
- 3D graphics rendering system for FPGA, the project contains hardware rasterizer, software geometry engine, and application middleware.☆89Updated 5 years ago
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 11 months ago
- A collection of debugging busses developed and presented at zipcpu.com☆41Updated last year
- SAR ADC on tiny tapeout☆43Updated 8 months ago
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆18Updated 6 months ago
- A simple DDR3 memory controller☆60Updated 2 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- Simple 8-bit UART realization on Verilog HDL.☆110Updated last year
- ☆47Updated 2 years ago