RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32
☆57Nov 16, 2023Updated 2 years ago
Alternatives and similar repositories for ITA-CORES
Users that are interested in ITA-CORES are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RISC-V Playground on Nandland Go☆16Mar 2, 2023Updated 3 years ago
- A Video/Camera image (over VGA) to oscilloscope X/Y mode streaming tool☆20Jan 30, 2025Updated last year
- Logarithmic DAC for AY8913 and SN76489 programmable sound generators (Done as part of Zero To ASIC Analog course)☆11Jun 1, 2024Updated 2 years ago
- HF-RISC SoC☆39Mar 22, 2026Updated 2 months ago
- A simple Makefile based project for WCH's CHV32V range of RISCV uControllers☆14Jun 22, 2025Updated 11 months ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆116May 27, 2026Updated 3 weeks ago
- A Risc-V SoC for Tiny Tapeout☆53Jun 10, 2026Updated last week
- Tiny programs from various sources, for testing softcores☆143Aug 14, 2025Updated 10 months ago
- 55nm CMOS Open Source PDK by ICsprout Integrated Circuit Co., Ltd.☆208May 22, 2026Updated 3 weeks ago
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆22Nov 9, 2025Updated 7 months ago
- A catalog of my old-school GFX effects☆44Jan 30, 2024Updated 2 years ago
- A Versa Board implementation using the AutoFPGA/ZipCPU infrastructure☆17Nov 19, 2019Updated 6 years ago
- Implementation of a RISC-V CPU in Verilog.☆17Mar 2, 2025Updated last year
- Bare-metal programming on RP2350 dual-core ARM Cortex-m33/RISC-V Hazard3 (non-SDK)☆22May 16, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- RiscV based SOC with 2D and 3D graphics acceleration for Tang Nano 20K☆44Apr 11, 2024Updated 2 years ago
- Verilog hardware abstraction library☆53May 24, 2026Updated 3 weeks ago
- Tiny raytracer with stochastic sampling and thin lens model☆18Aug 8, 2021Updated 4 years ago
- RISC-V microcontroller IP core for embedded, FPGA and ASIC applications☆200May 26, 2026Updated 3 weeks ago
- Playground for VGA projects on Tiny Tapeout☆76May 9, 2026Updated last month
- Bluespec H.264 Decoder☆12Jul 17, 2014Updated 11 years ago
- Template Verilator project for beginners☆13Feb 2, 2023Updated 3 years ago
- ☆12Jun 9, 2022Updated 4 years ago
- MangoPI MQ-Quad board Linux (Allwinner H616)☆12Apr 6, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Library of open source PDKs☆77Jun 10, 2026Updated last week
- Various utilities for working with FPGAs☆13Mar 30, 2016Updated 10 years ago
- Episode I - RISCV CPU implementation tutorial for Cologne Chip Gatemate E1, adopted from https://github.com/BrunoLevy/learn-fpga☆17Apr 7, 2026Updated 2 months ago
- To design test bench of the APB protocol☆21Dec 30, 2020Updated 5 years ago
- Website for the OpenROAD tutorial held at the MICRO 2022 conference☆36Oct 6, 2022Updated 3 years ago
- An example model of a Network Processing Unit using the PFPSim framework.☆14Aug 23, 2016Updated 9 years ago
- ☆13Dec 1, 2024Updated last year
- Experiments with Cologne Chip's GateMate FPGA architecture☆19Nov 16, 2023Updated 2 years ago
- RISC-V RV32I CPU core☆36Mar 3, 2023Updated 3 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- wafer.space GF180MCU Run 1☆32Apr 27, 2026Updated last month
- A Verilog based 5-stage fully functional pipelined RISC-V Processor code.☆68May 8, 2021Updated 5 years ago
- Synthesizable temperature sensor for Tiny Tapeout 03, developed by IIC@JKU.☆22Jan 1, 2024Updated 2 years ago
- SKY130 SRAM macros generated by SRAM 22☆22May 7, 2026Updated last month
- An open-source 32-bit RISC-V soft-core processor☆47Sep 1, 2025Updated 9 months ago
- Arrow Matrix Decomposition - Communication-Efficient Distributed Sparse Matrix Multiplication☆15Mar 25, 2024Updated 2 years ago
- ☆15Jul 14, 2024Updated last year