aignacio / noxLinks
RISC-V Nox core
☆64Updated 2 months ago
Alternatives and similar repositories for nox
Users that are interested in nox are comparing it to the libraries listed below
Sorting:
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated last year
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆67Updated 6 months ago
- ☆59Updated 3 years ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆49Updated 8 months ago
- The CORE-V CVE2 is a small 32 bit RISC-V CPU core (RV32IMC/EMC) with a two stage pipeline, based on the original zero-riscy work from ETH…☆44Updated 2 months ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆70Updated 9 months ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆92Updated last week
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆105Updated last month
- Platform Level Interrupt Controller☆41Updated last year
- SystemVerilog frontend for Yosys☆128Updated this week
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆46Updated last year
- ☆32Updated 5 months ago
- YosysHQ SVA AXI Properties☆40Updated 2 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆44Updated 3 years ago
- Open source RTL simulation acceleration on commodity hardware☆28Updated 2 years ago
- HaDes-V is an Open Educational Resource for learning microcontroller design. It guides you through creating a pipelined 32-bit RISC-V pro…☆63Updated 2 weeks ago
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 6 months ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆84Updated this week
- ☆46Updated 2 months ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆72Updated 2 years ago
- OSVVM Documentation☆34Updated this week
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆94Updated last week
- A simple DDR3 memory controller☆55Updated 2 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆33Updated last week
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆113Updated this week
- DUTH RISC-V Superscalar Microprocessor☆31Updated 8 months ago
- The Open Source Hardware Accelerator for Efficient Neural Network Inference☆46Updated this week
- A demo system for Ibex including debug support and some peripherals☆71Updated 2 weeks ago
- ☆96Updated last year
- An Open-Source Toolchain for Top-Metal IC Art and Ultra-High-Fidelity GDSII Renders☆15Updated 2 months ago