aignacio / noxLinks
RISC-V Nox core
☆62Updated 2 months ago
Alternatives and similar repositories for nox
Users that are interested in nox are comparing it to the libraries listed below
Sorting:
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆65Updated 5 months ago
- RISCV model for Verilator/FPGA targets☆53Updated 5 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated last year
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆45Updated last year
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆47Updated 7 months ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆105Updated 2 weeks ago
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 6 months ago
- The CORE-V CVE2 is a small 32 bit RISC-V CPU core (RV32IMC/EMC) with a two stage pipeline, based on the original zero-riscy work from ETH…☆43Updated last month
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆60Updated 4 months ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆89Updated this week
- YosysHQ SVA AXI Properties☆39Updated 2 years ago
- Platform Level Interrupt Controller☆40Updated last year
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆67Updated last year
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- Library of open source Process Design Kits (PDKs)☆42Updated last week
- ☆59Updated 3 years ago
- A simple DDR3 memory controller☆55Updated 2 years ago
- HaDes-V is an Open Educational Resource for learning microcontroller design. It guides you through creating a pipelined 32-bit RISC-V pro…☆51Updated 4 months ago
- Open source ISS and logic RISC-V 32 bit project☆53Updated this week
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆44Updated 3 years ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆71Updated 2 years ago
- The Open Source Hardware Accelerator for Efficient Neural Network Inference☆46Updated this week
- A demo system for Ibex including debug support and some peripherals☆67Updated last week
- ☆44Updated 2 months ago
- ☆38Updated last year
- DUTH RISC-V Superscalar Microprocessor☆31Updated 7 months ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆97Updated 2 weeks ago
- Python script to transform a VCD file to wavedrom format☆77Updated 2 years ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆105Updated 3 years ago
- Open source RTL simulation acceleration on commodity hardware☆27Updated 2 years ago