aignacio / noxLinks
RISC-V Nox core
☆68Updated 3 months ago
Alternatives and similar repositories for nox
Users that are interested in nox are comparing it to the libraries listed below
Sorting:
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆50Updated last year
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆121Updated 3 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 3 months ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆118Updated 2 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆72Updated 10 months ago
- ☆57Updated 6 months ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆99Updated this week
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆115Updated 4 years ago
- Open source ISS and logic RISC-V 32 bit project☆61Updated this week
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆47Updated 3 years ago
- A simple DDR3 memory controller☆60Updated 2 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆67Updated last month
- An automatic clock gating utility☆50Updated 6 months ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆37Updated last week
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆145Updated 2 weeks ago
- YosysHQ SVA AXI Properties☆43Updated 2 years ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆74Updated 2 years ago
- RISCV model for Verilator/FPGA targets☆53Updated 6 years ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆74Updated last year
- SystemVerilog frontend for Yosys☆166Updated this week
- Platform Level Interrupt Controller☆43Updated last year
- The CORE-V CVE2 is a small 32 bit RISC-V CPU core (RV32IMC/EMC) with a two stage pipeline, based on the original zero-riscy work from ETH…☆48Updated 3 weeks ago
- The Open Source Hardware Accelerator for Efficient Neural Network Inference☆48Updated this week
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆92Updated 2 months ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆76Updated 3 months ago
- SpinalHDL Hardware Math Library☆93Updated last year
- ☆99Updated 2 years ago
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆61Updated last month
- ☆32Updated 9 months ago