zxmarcos / riscado-vLinks
RISCV implementation in Verilog (RV32I spec)
☆16Updated 4 years ago
Alternatives and similar repositories for riscado-v
Users that are interested in riscado-v are comparing it to the libraries listed below
Sorting:
- A fault tolerant version of the T03x core, using triple redundancy approach to ensure fault tolrance☆15Updated 9 months ago
- A multi-threaded microprocessor interleaving as minimum three threads, which is pin-to-pin compatible with pulpino riscy cores☆17Updated 6 months ago
- CDL Hardware implementations; BBC microcomputer, RISC-V (numerous), frame buffers, JTAG, etc☆16Updated 5 years ago
- ☆14Updated 4 years ago
- A multi-threaded microprocessor interleaving as minimum two threads, which is pin-to-pin compatible with pulpino riscy cores☆23Updated 9 months ago
- RISC5Verilog for Pipistrello using lpddr memory☆12Updated 5 years ago
- basic example of litex on colorLight 5A-75B based on fpga_101/lab004☆32Updated 2 years ago
- An Extended Version of the T0x multithreaded cores, with a custom general purpose parametrized SIMD/MIMD vector coprocessor and support …☆46Updated 9 months ago
- RISC-V soft core running on Colorlight 5B-74B.☆31Updated 4 years ago
- Kronos is a 3-stage in-order RISC-V RV32I_Zicsr_Zifencei core geared towards FPGA implementations☆73Updated 2 years ago
- **RISC**uinho - A scratch in the possibilities in the universe of microcontrollers☆21Updated 2 years ago
- ReonV is a modified version of the Leon3, a synthesisable VHDL model of a 32-bit processor originally compliant with the SPARC V8 archite…☆77Updated 2 years ago
- MR1 formally verified RISC-V CPU☆53Updated 6 years ago
- Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL☆87Updated 5 years ago
- Accompanying live info and links for VLSI Design Systems and Redwood EDA "Microprocessor for You in Thirty Hours" Workshop☆87Updated 3 months ago
- Use ECP5 JTAG port to interact with user design☆28Updated 3 years ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P with Zfinx and Zce ISA extentions☆27Updated last year
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆61Updated last week
- Demo board for TT4 and beyond☆21Updated 3 months ago
- Time to Digital Converter (TDC)☆30Updated 4 years ago
- A pipelined RISC-V processor☆57Updated last year
- tools used by project repos to test configuration, generate OpenLane run summaries and documentation☆21Updated this week
- Submission template for Tiny Tapeout 7 - Verilog HDL Projects☆19Updated last year
- Project for an RPU RISC-V system on chip implementation on the Digilent Arty S7-50 FPGA development board.☆39Updated 4 years ago
- RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).☆17Updated 2 weeks ago
- A collection of core generators to use with FuseSoC☆16Updated 9 months ago
- Example Verilog code for Ulx3s☆40Updated 3 years ago
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆26Updated 5 years ago
- ✔️ Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.☆34Updated this week
- HF-RISC SoC☆33Updated this week