zxmarcos / riscado-vLinks
RISCV implementation in Verilog (RV32I spec)
☆16Updated 4 years ago
Alternatives and similar repositories for riscado-v
Users that are interested in riscado-v are comparing it to the libraries listed below
Sorting:
- A fault tolerant version of the T03x core, using triple redundancy approach to ensure fault tolrance☆15Updated 11 months ago
- A multi-threaded microprocessor interleaving as minimum three threads, which is pin-to-pin compatible with pulpino riscy cores☆18Updated last month
- ☆14Updated 4 years ago
- An Extended Version of the T0x multithreaded cores, with a custom general purpose parametrized SIMD/MIMD vector coprocessor and support …☆46Updated 11 months ago
- CDL Hardware implementations; BBC microcomputer, RISC-V (numerous), frame buffers, JTAG, etc☆16Updated 5 years ago
- Kronos is a 3-stage in-order RISC-V RV32I_Zicsr_Zifencei core geared towards FPGA implementations☆75Updated 2 years ago
- RISC-V soft core running on Colorlight 5B-74B.☆34Updated 4 years ago
- A multi-threaded microprocessor interleaving as minimum two threads, which is pin-to-pin compatible with pulpino riscy cores☆23Updated 11 months ago
- Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL☆88Updated 6 years ago
- Accompanying live info and links for VLSI Design Systems and Redwood EDA "Microprocessor for You in Thirty Hours" Workshop☆92Updated 5 months ago
- MR1 formally verified RISC-V CPU☆53Updated 6 years ago
- basic example of litex on colorLight 5A-75B based on fpga_101/lab004☆34Updated 2 years ago
- ReonV is a modified version of the Leon3, a synthesisable VHDL model of a 32-bit processor originally compliant with the SPARC V8 archite…☆77Updated 2 years ago
- A pipelined RISC-V processor☆57Updated last year
- FPGA GPU design for DE1-SoC☆74Updated 3 years ago
- HF-RISC SoC☆36Updated 2 months ago
- RISC-V microcontroller IP core developed in Verilog☆177Updated 4 months ago
- SoC based on VexRiscv and ICE40 UP5K☆159Updated 4 months ago
- LunaPnR is a place and router for integrated circuits☆47Updated 3 weeks ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆81Updated 4 years ago
- Portal for 2024 SIT batch being mentored at the Advnaced VLSI Lab.☆10Updated 2 years ago
- A 32-bit Microcontroller featuring a RISC-V core☆154Updated 7 years ago
- M-extension for RISC-V cores.☆31Updated 8 months ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆147Updated 9 months ago
- RV32I single cycle simulation on open-source software Logisim.☆20Updated 2 years ago
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆47Updated last year
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆93Updated this week
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 3 years ago
- A RISC-V Core (RV32I) written in Chisel HDL☆103Updated 4 months ago
- SpinalHDL USB system for the ULPI based Arrow DECA board☆20Updated 3 years ago