zxmarcos / riscado-vLinks
RISCV implementation in Verilog (RV32I spec)
☆16Updated 4 years ago
Alternatives and similar repositories for riscado-v
Users that are interested in riscado-v are comparing it to the libraries listed below
Sorting:
- A fault tolerant version of the T03x core, using triple redundancy approach to ensure fault tolrance☆15Updated last year
- A multi-threaded microprocessor interleaving as minimum three threads, which is pin-to-pin compatible with pulpino riscy cores☆18Updated 3 months ago
- An Extended Version of the T0x multithreaded cores, with a custom general purpose parametrized SIMD/MIMD vector coprocessor and support …☆45Updated last year
- ☆15Updated 4 years ago
- RISC-V soft core running on Colorlight 5B-74B.☆34Updated 4 years ago
- CDL Hardware implementations; BBC microcomputer, RISC-V (numerous), frame buffers, JTAG, etc☆16Updated 5 years ago
- Kronos is a 3-stage in-order RISC-V RV32I_Zicsr_Zifencei core geared towards FPGA implementations☆75Updated 2 years ago
- A multi-threaded microprocessor interleaving as minimum two threads, which is pin-to-pin compatible with pulpino riscy cores☆23Updated last year
- basic example of litex on colorLight 5A-75B based on fpga_101/lab004☆34Updated 2 years ago
- Accompanying live info and links for VLSI Design Systems and Redwood EDA "Microprocessor for You in Thirty Hours" Workshop☆95Updated 7 months ago
- Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL☆88Updated 6 years ago
- MR1 formally verified RISC-V CPU☆53Updated 6 years ago
- ReonV is a modified version of the Leon3, a synthesisable VHDL model of a 32-bit processor originally compliant with the SPARC V8 archite…☆77Updated 3 years ago
- Portal for 2024 SIT batch being mentored at the Advnaced VLSI Lab.☆10Updated 2 years ago
- FPGA GPU design for DE1-SoC☆73Updated 3 years ago
- Basic RISC-V CPU implementation in VHDL.☆169Updated 5 years ago
- Demo SoC for SiliconCompiler.☆62Updated 3 weeks ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆98Updated this week
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 11 months ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 5 years ago
- ☆34Updated last year
- A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board☆31Updated 4 years ago
- tools used by project repos to test configuration, generate OpenLane run summaries and documentation☆27Updated 2 weeks ago
- ☆38Updated 11 months ago
- Basic USB 1.1 Host Controller for small FPGAs☆95Updated 5 years ago
- RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).☆20Updated 3 months ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆107Updated last month
- LunaPnR is a place and router for integrated circuits☆47Updated 3 months ago
- Second life for FPGA boards which can be repurposed to DYI/Hobby projects ..............................................................…☆95Updated 4 years ago