zxmarcos / riscado-v
RISCV implementation in Verilog (RV32I spec)
☆17Updated 4 years ago
Alternatives and similar repositories for riscado-v:
Users that are interested in riscado-v are comparing it to the libraries listed below
- A fault tolerant version of the T03x core, using triple redundancy approach to ensure fault tolrance☆14Updated 5 months ago
- A multi-threaded microprocessor interleaving as minimum three threads, which is pin-to-pin compatible with pulpino riscy cores☆14Updated 2 months ago
- ☆15Updated 4 years ago
- CDL Hardware implementations; BBC microcomputer, RISC-V (numerous), frame buffers, JTAG, etc☆16Updated 5 years ago
- A multi-threaded microprocessor interleaving as minimum two threads, which is pin-to-pin compatible with pulpino riscy cores☆23Updated 5 months ago
- basic example of litex on colorLight 5A-75B based on fpga_101/lab004☆32Updated 2 years ago
- RISC-V soft core running on Colorlight 5B-74B.☆30Updated 4 years ago
- RISC5Verilog for Pipistrello using lpddr memory☆13Updated 4 years ago
- An Extended Version of the T0x multithreaded cores, with a custom general purpose parametrized SIMD/MIMD vector coprocessor and support …☆46Updated 5 months ago
- **RISC**uinho - A scratch in the possibilities in the universe of microcontrollers☆21Updated 2 years ago
- Kronos is a 3-stage in-order RISC-V RV32I_Zicsr_Zifencei core geared towards FPGA implementations☆70Updated last year
- MR1 formally verified RISC-V CPU☆54Updated 6 years ago
- Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL☆85Updated 5 years ago
- ReonV is a modified version of the Leon3, a synthesisable VHDL model of a 32-bit processor originally compliant with the SPARC V8 archite…☆77Updated 2 years ago
- Accompanying live info and links for VLSI Design Systems and Redwood EDA "Microprocessor for You in Thirty Hours" Workshop☆80Updated last year
- A collection of core generators to use with FuseSoC☆14Updated 5 months ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P with Zfinx and Zce ISA extentions☆27Updated last year
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆73Updated this week
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆60Updated 8 months ago
- A pipelined RISC-V processor☆50Updated last year
- HF-RISC SoC☆30Updated 3 months ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆14Updated 4 years ago
- A RISC-V Core (RV32I) written in Chisel HDL☆101Updated 8 months ago
- Index of the fully open source process design kits (PDKs) maintained by Google for GlobalFoundries technologies.☆48Updated 2 years ago
- Custom 64-bit pipelined RISC processor☆17Updated 7 months ago
- Demo board for TT4 and beyond☆20Updated last week
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆58Updated 2 months ago
- "Very low cost, tiny (USB thumb size) FPGA board. 1st board with Efinix Trion FPGA and comes with Efinity IDE Solder or unsoldered versio…☆23Updated 5 years ago
- Project for an RPU RISC-V system on chip implementation on the Digilent Arty S7-50 FPGA development board.☆39Updated 4 years ago
- A padring generator for ASICs☆25Updated last year