Design implementation of the RV32I Core in Verilog HDL with Zicsr extension
☆120Dec 17, 2023Updated 2 years ago
Alternatives and similar repositories for RISC-V
Users that are interested in RISC-V are comparing it to the libraries listed below
Sorting:
- A small and simple rv32i core written in Verilog☆17Jul 29, 2022Updated 3 years ago
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆27Oct 31, 2021Updated 4 years ago
- RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS☆12Aug 26, 2024Updated last year
- A small program written in C showing implementations of common image dithering algorithms.☆12Sep 23, 2016Updated 9 years ago
- 6-stage dual-issue in-order superscalar risc-v cpu with floating point unit☆14Feb 22, 2026Updated last week
- Kasırga Sayısal Görüntü İşleme Kategorisi Hızlandırıcı Tasarımı☆15May 27, 2023Updated 2 years ago
- RISC-V Nox core☆71Jul 22, 2025Updated 7 months ago
- 32-bit 5-Stage Pipelined RISC V RV32I Core☆59Jul 5, 2024Updated last year
- RISC-V CPU Core (RV32IM)☆1,646Sep 18, 2021Updated 4 years ago
- SDRAM controller optimized to a memory bandwidth of 316MB/s☆29Aug 16, 2021Updated 4 years ago
- A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board☆34Jun 30, 2021Updated 4 years ago
- fpga verilog risc-v rv32i cpu☆14Apr 18, 2023Updated 2 years ago
- 32 bit RISC-V CPU implementation in Verilog☆34Feb 9, 2022Updated 4 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆128Jul 11, 2025Updated 7 months ago
- Basic RISC-V Test SoC☆175Apr 7, 2019Updated 6 years ago
- A Reconfigurable RISC-V Core for Approximate Computing☆129May 30, 2025Updated 9 months ago
- 32-bit RISC-V microcontroller for embedded, FPGA and ASIC applications☆192Feb 22, 2026Updated last week
- A demo system for Ibex including debug support and some peripherals☆90Jan 21, 2026Updated last month
- This repository contains the design files of RISC-V Pipeline Core☆65May 11, 2023Updated 2 years ago
- ☆47Jun 4, 2023Updated 2 years ago
- A RISC-V 5-stage pipelined CPU that supports vector instructions. Tape-out with U18 technology.☆146Dec 2, 2019Updated 6 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆84Nov 26, 2025Updated 3 months ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆136Oct 2, 2025Updated 4 months ago
- 5-stage RISC-V CPU, originally developed for RISCBoy☆35Jul 1, 2023Updated 2 years ago
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆55Nov 16, 2023Updated 2 years ago
- Kasırga - Gök Sayısal İşlemci Kategorisi RISC-V İşlemci Tasarımı☆19May 27, 2023Updated 2 years ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆28Jun 22, 2024Updated last year
- A simple implementation of a UART modem in Verilog.☆175Nov 10, 2021Updated 4 years ago
- Design and UVM-TB of RISC -V Microprocessor☆33Jun 27, 2024Updated last year
- Real-time streaming of OV7670 camera via VGA with a 640x480 resolution at 30fps☆74Nov 15, 2021Updated 4 years ago
- 32-bit Superscalar RISC-V CPU☆1,179Sep 18, 2021Updated 4 years ago
- ✔️ Port of RISCOF to check NEORV32 for RISC-V ISA compatibility.☆39Feb 22, 2026Updated last week
- RISC-V implementation of RV32I for FPGA board Tang Nano 9K utilizing on-board burst PSRAM, flash and SD card☆45Sep 19, 2025Updated 5 months ago
- Platform Level Interrupt Controller☆45May 10, 2024Updated last year
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆1,993Updated this week
- 6502 SoC for the Tang Nano 20k FPGA Board☆24Oct 10, 2025Updated 4 months ago
- PQR5ASM is a RISC-V Assembler compliant with RV32I☆19Apr 18, 2025Updated 10 months ago
- Simple RiscV core for academic purpose.☆23Apr 29, 2020Updated 5 years ago
- Automated UVM testbench generator from Verilog RTL with optional LLM integration for advanced logic creation.☆17Oct 21, 2025Updated 4 months ago