AngeloJacobo / RISC-VLinks
Design implementation of the RV32I Core in Verilog HDL with Zicsr extension
☆118Updated 2 years ago
Alternatives and similar repositories for RISC-V
Users that are interested in RISC-V are comparing it to the libraries listed below
Sorting:
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆134Updated 4 months ago
- Basic RISC-V Test SoC☆170Updated 6 years ago
- A Verilog based 5-stage fully functional pipelined RISC-V Processor code.☆58Updated 4 years ago
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆26Updated 4 years ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆201Updated this week
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆187Updated last year
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆81Updated last month
- Simple 8-bit UART realization on Verilog HDL.☆114Updated last year
- A RISC-V 5-stage pipelined CPU that supports vector instructions. Tape-out with U18 technology.☆145Updated 6 years ago
- Two Level Cache Controller implementation in Verilog HDL☆57Updated 5 years ago
- Verilog implementation of multi-stage 32-bit RISC-V processor☆160Updated 5 years ago
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆108Updated 2 years ago
- SystemVerilog Tutorial☆191Updated 2 months ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆101Updated 2 months ago
- A simple implementation of a UART modem in Verilog.☆171Updated 4 years ago
- Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )☆66Updated last year
- A demo system for Ibex including debug support and some peripherals☆84Updated 2 weeks ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆99Updated 6 years ago
- 32-bit 5-Stage Pipelined RISC V RV32I Core☆59Updated last year
- Advanced encryption standard (AES128, AES192, AES256) Encryption and Decryption Implementation in Verilog HDL☆128Updated 3 years ago
- AXI4 and AXI4-Lite interface definitions☆101Updated 5 years ago
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆82Updated 2 years ago
- Curriculum for a university course to teach chip design using open source EDA tools☆133Updated 2 years ago
- HaDes-V is an Open Educational Resource for learning microcontroller design. It guides you through creating a pipelined 32-bit RISC-V pro…☆104Updated 8 months ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆74Updated 3 years ago
- This repository contains the design files of RISC-V Single Cycle Core☆76Updated 2 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆103Updated last year
- This repository contains the design files of RISC-V Pipeline Core☆64Updated 2 years ago
- Verilog UART☆192Updated 12 years ago
- A Fast, Low-Overhead On-chip Network☆265Updated last week