AngeloJacobo / RISC-VLinks
Design implementation of the RV32I Core in Verilog HDL with Zicsr extension
☆112Updated last year
Alternatives and similar repositories for RISC-V
Users that are interested in RISC-V are comparing it to the libraries listed below
Sorting:
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆116Updated this week
- Basic RISC-V Test SoC☆144Updated 6 years ago
- A Verilog based 5-stage fully functional pipelined RISC-V Processor code.☆49Updated 4 years ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆140Updated last month
- Curriculum for a university course to teach chip design using open source EDA tools☆110Updated last year
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆70Updated 9 months ago
- A demo system for Ibex including debug support and some peripherals☆78Updated 3 months ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆95Updated last week
- Simple 8-bit UART realization on Verilog HDL.☆110Updated last year
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆26Updated 3 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆85Updated last year
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆176Updated 10 months ago
- A simple implementation of a UART modem in Verilog.☆157Updated 3 years ago
- Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )☆64Updated 11 months ago
- Verilog implementation of multi-stage 32-bit RISC-V processor☆129Updated 4 years ago
- A RISC-V 5-stage pipelined CPU that supports vector instructions. Tape-out with U18 technology.☆136Updated 5 years ago
- Verilog UART☆182Updated 12 years ago
- Two Level Cache Controller implementation in Verilog HDL☆52Updated 5 years ago
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆80Updated last year
- AXI4 and AXI4-Lite interface definitions☆96Updated 5 years ago
- SystemVerilog Tutorial☆174Updated 4 months ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆158Updated 3 months ago
- RISC-V System on Chip Template☆159Updated last month
- Arduino compatible Risc-V Based SOC☆156Updated last year
- ☆13Updated 6 months ago
- HaDes-V is an Open Educational Resource for learning microcontroller design. It guides you through creating a pipelined 32-bit RISC-V pro…☆88Updated 4 months ago
- RISC-V microcontroller IP core developed in Verilog☆183Updated 5 months ago
- ☆166Updated 3 years ago
- This repository contains the design files of RISC-V Single Cycle Core☆53Updated last year
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆96Updated 2 years ago