mishakevlishvili / fpga_riscv_cpuLinks
fpga verilog risc-v rv32i cpu
☆11Updated 2 years ago
Alternatives and similar repositories for fpga_riscv_cpu
Users that are interested in fpga_riscv_cpu are comparing it to the libraries listed below
Sorting:
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆34Updated 2 years ago
- Design and UVM-TB of RISC -V Microprocessor☆20Updated 11 months ago
- 128KB AXI cache (32-bit in, 256-bit out)☆49Updated 4 years ago
- To design test bench of the APB protocol☆17Updated 4 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆14Updated last year
- General Purpose AXI Direct Memory Access☆50Updated last year
- Python Tool for UVM Testbench Generation☆52Updated last year
- The memory model was leveraged from micron.☆22Updated 7 years ago
- Platform Level Interrupt Controller☆40Updated last year
- Base on Synopsys platform using VCS,DC,ICC,PT.☆11Updated 4 years ago
- A Verilog implementation of a processor cache.☆25Updated 7 years ago
- SoC Based on ARM Cortex-M3☆32Updated 3 weeks ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆30Updated last week
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆69Updated 4 years ago
- This repository presents ASIC design flow for UART utilizing RTL to GDS implementation This has been simulated on VCS and has been impl…☆18Updated last year
- Common SystemVerilog package used by all RoaLogic IP with AMBA AHB3-Lite interfaces☆17Updated last year
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆19Updated 3 months ago
- ☆12Updated 2 months ago
- ☆21Updated 5 years ago
- This repo contain the PY-UVM Framework for different RISC-V Cores☆31Updated last year
- verification of simple axi-based cache☆18Updated 6 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆37Updated 2 years ago
- DMA Hardware Description with Verilog☆14Updated 5 years ago
- Contains commonly used UVM components (agents, environments and tests).☆29Updated 6 years ago
- ☆20Updated 2 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- YSYX RISC-V Project NJU Study Group☆16Updated 5 months ago
- Contains the System Verilog description for a simplified USB host that implements the transaction, data-link, and physical layers of the …☆14Updated 10 years ago
- LEN5 is a configurable, speculative, out-of-order, 64-bit RISC-V microprocessor targetting etherogeneus systems on chip.☆16Updated last year
- ☆20Updated 5 years ago