Reconfigurable Computing Lab, DESE, Indian Institiute of Science
☆30Jun 27, 2022Updated 3 years ago
Alternatives and similar repositories for I2SRV32-S-v1
Users that are interested in I2SRV32-S-v1 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆34Jun 22, 2024Updated last year
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆28Jun 22, 2024Updated last year
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆140Oct 2, 2025Updated 5 months ago
- 6-stage dual-issue in-order superscalar risc-v cpu☆14Updated this week
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆18Feb 12, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling on Cloudways • AdFully Managed hosting built for WordPress-powered businesses that need reliable, auto-scalable hosting. Cloudways SafeUpdates now available.
- ☆14Sep 27, 2022Updated 3 years ago
- This repository contain the implementaton of RV32I 5-Stage-Pipeline-Processor based on RISC-V ISA and designed on Verilog☆25Feb 19, 2025Updated last year
- Synthesizable SystemVerilog IP-Core of the I2S Receiver☆10Jun 7, 2020Updated 5 years ago
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆83Oct 28, 2023Updated 2 years ago
- Simple RiscV core for academic purpose.☆23Apr 29, 2020Updated 5 years ago
- Synthesizable and Parameterized Cache Controller in Verilog☆45Jun 13, 2023Updated 2 years ago
- Tiny programs from various sources, for testing softcores☆140Aug 14, 2025Updated 7 months ago
- ☆24Jun 23, 2024Updated last year
- This repository is dedicated to VLSI ASIC Design Flow using open-source tools! Here, we embark on a journey that starts with specificatio…☆30Jan 23, 2024Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- biRISC-V - 32-bit dual issue RISC-V CPU Software Environment☆16Jun 24, 2021Updated 4 years ago
- RISC-V microcontroller IP core for embedded, FPGA and ASIC applications☆193Mar 17, 2026Updated last week
- 5 Day TCL begginer to advanced training workshop by VSD☆19Oct 18, 2023Updated 2 years ago
- Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )☆66Nov 7, 2024Updated last year
- A Verilog implementation of a processor cache.☆37Dec 29, 2017Updated 8 years ago
- ☆13Jun 4, 2020Updated 5 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆80Sep 17, 2022Updated 3 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆21Dec 10, 2022Updated 3 years ago
- PQR5ASM is a RISC-V Assembler compliant with RV32I☆19Apr 18, 2025Updated 11 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- 100 Days of RTL☆408Aug 15, 2024Updated last year
- Tranining Completion Project : : Verification of AXI Direct Memory Access (DMA) using UVM☆43Jul 11, 2025Updated 8 months ago
- Functional Verification of Physical Layer of PCI Express Gen5.0 Graduation Project Using UVM☆25Jul 17, 2025Updated 8 months ago
- Social Disatancing Monitor using yolov3 and DPU HW acceleration for Xilinx adaptive computing challenge 2020☆12Feb 17, 2023Updated 3 years ago
- Alternative compiler for the J1B embedded CPU☆15Oct 31, 2020Updated 5 years ago
- A Reconfigurable RISC-V Core for Approximate Computing☆130May 30, 2025Updated 10 months ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆80Nov 26, 2020Updated 5 years ago
- BiSUNA framework specialized to compile for the Xilinx Alveo U50☆13Dec 3, 2020Updated 5 years ago
- A RISC-V processor in system verilog☆12Jul 9, 2020Updated 5 years ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- An FPGA design for simulating biological neurons☆17Jul 5, 2024Updated last year
- ☆18May 5, 2022Updated 3 years ago
- ✔️ Port of RISCOF to check NEORV32 for RISC-V ISA compatibility.☆39Feb 22, 2026Updated last month
- RISC V 32 bit Base ISA Implementation.☆15May 28, 2024Updated last year
- My notes for DDR3 SDRAM controller☆44Feb 23, 2023Updated 3 years ago
- Hardware Trojan on a Basis 3 FPGA for Hardware and Embedded Systems Security☆11May 1, 2017Updated 8 years ago
- AES crypto engine written in System Verilog and emulated on the Mentor Veloce. First place winner of Mentor Graphics Need For Speed Emula…☆17Mar 22, 2017Updated 9 years ago