RClabiisc / I2SRV32-S-v1Links
Reconfigurable Computing Lab, DESE, Indian Institiute of Science
☆30Updated 3 years ago
Alternatives and similar repositories for I2SRV32-S-v1
Users that are interested in I2SRV32-S-v1 are comparing it to the libraries listed below
Sorting:
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆44Updated 3 years ago
- ☆12Updated 4 months ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆28Updated last year
- ☆17Updated 2 years ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆108Updated this week
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆75Updated last year
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆74Updated 4 years ago
- 5 Day TCL begginer to advanced training workshop by VSD☆18Updated last year
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆24Updated last year
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆24Updated 2 years ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆104Updated last year
- Design Verification Engineer interview preparation guide.☆33Updated last month
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆62Updated last year
- Verilog Design, Simulation & Synthesis of Digital ASIC Projects☆16Updated 2 years ago
- ☆42Updated 3 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆65Updated 2 years ago
- Various RTL design blocks along with verification testbenches with SVAs. Designed using SystemVerilog☆25Updated 3 years ago
- In this workshop, we will delve into the process of designing an Application Specific Integrated Circuit (ASIC) from the Register Transf…☆12Updated last year
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆74Updated 4 years ago
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆79Updated last year
- ☆15Updated 2 years ago
- Two Level Cache Controller implementation in Verilog HDL☆52Updated 5 years ago
- ☆13Updated 2 years ago
- 2 Week digital VLSI SoC design and planning workshop with complete RTL2GDSII flow organised by VSD in collaboration with NASSCOM (Advance…☆26Updated last year
- Static Timing Analysis Full Course☆59Updated 2 years ago
- This repo is created to include illustrative examples on object oriented design pattern in SV☆59Updated 2 years ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆35Updated 2 years ago
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆150Updated last year
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆27Updated 3 years ago
- Light Utilization with Multicycle Operational Stages (LUMOS) RISC-V Processor☆48Updated 7 months ago